A Bootstrapping-Capable Configurable NTT Architecture for Fully Homomorphic Encryption

被引:9
作者
Mareta, Rella [1 ]
Satriawan, Ardianto [1 ]
Duong, Phap Ngoc [1 ]
Lee, Hanho [1 ]
机构
[1] Inha Univ, Dept Elect & Comp Engn, Incheon 22212, South Korea
关键词
Polynomials; Cryptography; Homomorphic encryption; Computer architecture; Hardware; Arithmetic; Noise level; Configuration management; configurable architecture; lattice-based cryptography; number theoretic transform; ACCELERATOR; CRYPTOGRAPHY; PROCESSOR;
D O I
10.1109/ACCESS.2024.3386977
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Fully homomorphic encryption (FHE) provides a solution to privacy-preserving applications because of its ability to perform computations on encrypted data without exposing raw data. However, FHE suffers from implementation bottlenecks owing to the large computations involved, particularly with bootstrapping. Bootstrapping is necessary in FHE to enable an unlimited number of multiplication. Nonetheless, implementing bootstrapping requires a significantly large polynomial length, N = 2(16) or 2(17), to considerably secure the system. Thus, polynomial multiplication will be challenging in terms of resources and time. This problem can be resolved by implementing the number theoretic transform (NTT) that can perform polynomial multiplication in quasi-linear complexity. However, designing an NTT architecture for FHE is challenging because it requires various parameters, particularly the high polynomial degree that will require a considerable amount of hardware resources and clock latency. This study proposes a design for FPGA implementation of the NTT architecture with flexible input lengths: 2(16) and 2(17) by combining radix-2 and radix-2(4). Twiddle factor generator (TFG) and efficient configurable modular multiplication (MM) unit are also utilized to achieve time and area-efficient architecture. The proposed design was synthesized on the FPGA Xilinx ALVEO U250 and demonstrated higher hardware efficiency and optimum latency that outperforms those reported in previous studies.
引用
收藏
页码:52911 / 52921
页数:11
相关论文
共 51 条
[1]  
Adiono T, 2012, 2012 4TH INTERNATIONAL CONFERENCE ON INTELLIGENT AND ADVANCED SYSTEMS (ICIAS), VOLS 1-2, P768, DOI 10.1109/ICIAS.2012.6306117
[2]   FAB: An FPGA-based Accelerator for Bootstrappable Fully Homomorphic Encryption [J].
Agrawal, Rashmi ;
de Castro, Leo ;
Yang, Guowei ;
Juvekar, Chiraag ;
Yazicigil, Rabia ;
Chandrakasan, Anantha ;
Vaikuntanathan, Vinod ;
Joshi, Ajay .
2023 IEEE INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, HPCA, 2023, :882-895
[3]  
Al Badawi A., 2023, Demystifying bootstrapping in fully homomorphic encryption
[4]   PrivFT: Private and Fast Text Classification With Homomorphic Encryption [J].
Al Badawi, Ahmad ;
Hoang, Louie ;
Mun, Chan Fook ;
Laine, Kim ;
Aung, Khin Mi Mi .
IEEE ACCESS, 2020, 8 :226544-226556
[5]  
Armknecht F., 2015, A guide to fully homomorphic encryption
[6]  
Brakerski Zvika, 2014, ACM Transactions on Computation Theory, V6, DOI 10.1145/2633600
[7]   Fully Homomorphic Encryption without Modulus Switching from Classical GapSVP [J].
Brakerski, Zvika .
ADVANCES IN CRYPTOLOGY - CRYPTO 2012, 2012, 7417 :868-886
[8]   Homomorphic Encryption for Arithmetic of Approximate Numbers [J].
Cheon, Jung Hee ;
Kim, Andrey ;
Kim, Miran ;
Song, Yongsoo .
ADVANCES IN CRYPTOLOGY - ASIACRYPT 2017, PT I, 2017, 10624 :409-437
[9]  
Chung CMM, 2021, IACR Transactions on Cryptographic Hardware and Embedded Systems, P159, DOI [10.46586/tches.v2021.i2.159-188, 10.46586/tches.v2021.i2.159-188, DOI 10.46586/TCHES.V2021.I2.159-188]
[10]  
Cohen D., 1985, Tech. Rep.