OpenPARF: An Open-source Placement and Routing Framework for Large-scale Heterogeneous FPGAs with Deep Learning Toolkit

被引:3
作者
Mai, Jing [1 ,2 ]
Wang, Jiarui [1 ,2 ]
Di, Zhixiong [3 ]
Lin, Yibo [2 ]
机构
[1] Peking Univ, Sch Comp Sci, Beijing 100871, Peoples R China
[2] Peking Univ, Sch Integrated Circuits, Beijing 100871, Peoples R China
[3] Southwest Jiaotong Univ, Sch Informat & Sci & Technol, Chengdu 611756, Peoples R China
关键词
Integrated circuit design and design automation; Physical design; FPGA; Placement and douting; Machine learning;
D O I
10.11999/JEIT230387
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
An Open-source Placement And Routing Framework (OpenPARF) for large-scale FPGA physical design is proposed in this paper. OpenPARF is implemented with of deep learning toolkit PyTorch and supports GPU massive parallel acceleration. For placement, the framework incorporates a novel asymmetric multi-electrostatic filed system to model the FPGA placement problem. For routing, OpenPARF integrates finer-grained internal routing of FPGA Configurable Logic Blocks (CLBs) in the routing model and supports routing on large-scale irregular routing resource graph. This study can significantly improve the FPGA routing algorithm's efficiency and effectiveness. Experimental results on ISPD 2016 and ISPD 2017 FPGA conest benchmarks and industrial-level FPGA benchmarks demonstrate that OpenPARF can achieve 0.4%similar to 12.7% improvement in routed wirelength and more than two times speedup in placement.
引用
收藏
页码:3118 / 3131
页数:14
相关论文
共 42 条
[1]   AutoDMP: Automated DREAMPlace-based Macro Placement [J].
Agnesina, Anthony ;
Rajvanshi, Puranjay ;
Yang, Tian ;
Pradipta, Geraldo ;
Jiao, Austin ;
Keller, Ben ;
Khailany, Brucek ;
Ren, Haoxing .
PROCEEDINGS OF THE 2023 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, ISPD 2023, 2023, :149-157
[2]  
[Anonymous], 2022, Systems, V15, P8, DOI [10.1145/3491236, DOI 10.1145/3491236]
[3]  
[Anonymous], 2017, UltraScale Architecture Configurable Logic Block: User Guide (UG574),v1.5
[4]  
Betz V., 1997, Field-programmable Logic and Applications. 7th International Workshop, FPL '97. Proceedings, P213
[5]  
CHEN Deming, 2006, Foundations and Trends in Electronic Design Automation
[6]   RippleFPGA: Routability-Driven Simultaneous Packing and Placement for Modern FPGAs [J].
Chen, Gengjie ;
Pui, Chak-Wa ;
Chow, Wing-Kai ;
Lam, Ka-Chun ;
Kuang, Jian ;
Young, Evangeline F. Y. ;
Yu, Bei .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2018, 37 (10) :2022-2035
[7]   Clock-Aware Placement for Large-Scale Heterogeneous FPGAs [J].
Chen, Jianli ;
Lin, Zhifeng ;
Kuo, Yun-Chih ;
Huang, Chau-Chin ;
Chang, Yao-Wen ;
Chen, Shih-Chun ;
Chiang, Chun-Han ;
Kuo, Sy-Yen .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 39 (12) :5042-5055
[8]   NTUplace3: An analytical placer for large-scale mixed-size designs with preplaced blocks and density constraints [J].
Chen, Tung-Chieh ;
Jiang, Zhe-Wei ;
Hsu, Tien-Chang ;
Chen, Hsin-Chen ;
Chang, Yao-Wen .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2008, 27 (07) :1228-1240
[9]   RePlAce: Advancing Solution Quality and Routability Validation in Global Placement [J].
Cheng, Chung-Kuan ;
Kahng, Andrew B. ;
Kang, Ilgweon ;
Wang, Lutong .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2019, 38 (09) :1717-1730
[10]  
Di ZX, 2023, Arxiv, DOI arXiv:2308.03231