Performance and reliability assessment of source work function engineered charge plasma based Ti/HfO2/Al2O3/Ge, double gate TFET

被引:0
作者
Yadav, Ajeet K. [1 ,2 ]
Chappa, Vinay K. [2 ]
Baghel, Gaurav S. [2 ]
Khosla, Robin [1 ,2 ]
机构
[1] Indian Inst Technol Mandi, Sch Comp & Elect Engn, Kamand 175075, Himachal Prades, India
[2] Natl Inst Technol Silchar, Dept Elect & Commun Engn, Silchar 788010, Assam, India
来源
ENGINEERING RESEARCH EXPRESS | 2024年 / 6卷 / 02期
关键词
TFET; BTBT; charge plasma; ITC; temperature; linearity; FIELD-EFFECT TRANSISTORS; TUNNELING TRANSISTORS; SHORT-CHANNEL; IMPACT; MOSFET; GE; CAPACITANCE; SIMULATION; STACKS; LINE;
D O I
10.1088/2631-8695/ad3c14
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
The Tunnel Field Effect Transistor (TFET) often suffers from low ON current (I-ON), charge traps, and thermal variability, which limits its performance and reliability. To address these issues, the source work function engineered Ge Charge Plasma Double Gate Tunnel Field Effect Transistor (CP-DGTFET) device structure with HfO2/Al2O3 bilayer gate dielectric is designed and investigated using numerical TCAD simulations. The proposed Ti/HfO2/Al2O3/Ge CP-DGTFET device structure showed excellent DC characteristics with exceptional I-ON, I-ON/I-OFF ratio, and minimal sub-threshold swing (S) of similar to 3.04 x 10(-4) A mu m(-1), similar to 1.2 x 10(10), and similar to 3.4 mV/dec, respectively. Furthermore, the device's analog characteristics displayed good transconductance, cut-off frequency, and gain bandwidth product of similar to 0.75 mS/mu m, similar to 0.97 THz, and similar to 102 GHz, respectively. Moreover, the charge trap exploration divulges that positive ITCs can enhance device performance, whereas negative ITCs can adversely impact the electrical characteristics of CP-DGTFET. Additionally, the temperature-dependent analysis showed that the OFF-state leakage current increases from similar to 1.7 x 10(-15) A mu m(-1) to 2.4 x 10(-10) A mu m(-1) with temperature fluctuations from 275 K to 375 K. Overall, the work function-engineered CP-based Ti/HfO2/Al2O3/Ge DGTFET device structure shows great potential for improving the performance and reliability of Ge TFET technology.
引用
收藏
页数:19
相关论文
共 40 条
  • [31] Al2O3/Si0.7Ge0.3(001) & HfO2/Si0.7Ge0.3(001) interface trap state reduction via in-situ N2/H2 RF downstream plasma passivation
    Breeden, Michael
    Wolf, Steven
    Ueda, Scott
    Fang, Ziwei
    Chang, Chih-Yu
    Tang, Kechao
    McIntyre, Paul
    Kummel, Andrew C.
    APPLIED SURFACE SCIENCE, 2019, 478 : 1065 - 1073
  • [32] Hole mobility degradation by remote Coulomb scattering and charge distribution in Al2O3/GeOx gate stacks in bulk Ge pMOSFET with GeOx grown by ozone oxidation
    Zhou, Lixing
    Wang, Xiaolei
    Ma, Xueli
    Xiang, Jinjuan
    Yang, Hong
    Zhao, Chao
    Ye, Tianchun
    Wang, Wenwu
    JOURNAL OF PHYSICS D-APPLIED PHYSICS, 2017, 50 (24)
  • [33] In0.53Ga0.47As n-metal-oxide-semiconductor field effect transistors with atomic layer deposited Al2O3, HfO2, and LaAlO3 gate dielectrics
    Zhao, Han
    Yum, Jung Hwan
    Chen, Yen-Ting
    Lee, Jack C.
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2009, 27 (04): : 2024 - 2027
  • [34] Development of High-Endurance and Long-Retention FeFETs of Pt/CaySr1-yBi2Ta2O9/(HfO2)x(Al2O3)1-x/Si Gate Stacks
    Takahashi, Mitsue
    Sakai, Shigeki
    FERROELECTRIC-GATE FIELD EFFECT TRANSISTOR MEMORIES: DEVICE PHYSICS AND APPLICATIONS, 2016, 131 : 23 - 56
  • [35] 1-nm-capacitance-equivalent-thickness HfO2/Al2O3/InGaAs metal-oxide-semiconductor structure with low interface trap density and low gate leakage current density
    Suzuki, R.
    Taoka, N.
    Yokoyama, M.
    Lee, S.
    Kim, S. H.
    Hoshii, T.
    Yasuda, T.
    Jevasuwan, W.
    Maeda, T.
    Ichikawa, O.
    Fukuhara, N.
    Hata, M.
    Takenaka, M.
    Takagi, S.
    APPLIED PHYSICS LETTERS, 2012, 100 (13)
  • [36] Understanding PBTI in Replacement Metal Gate Ge n-Channel FETs With Ultrathin Al2O3 and GeOx ILs Using Ultrafast Charge Trap-Detrap Techniques
    Joishi, Chandan
    Ghosh, Sayantan
    Kothari, Shraddha
    Parihar, Narendra
    Mukhopadhyay, Subhadeep
    Mahapatra, Souvik
    Lodha, Saurabh
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2018, 65 (10) : 4245 - 4253
  • [37] Impact of Channel Orientation on Electrical Properties of Ge p- and n-MOSFETs With 1-nm EOT Al2O3/GeOx/Ge Gate-Stacks Fabricated by Plasma Postoxidation
    Zhang, Rui
    Yu, Xiao
    Takenaka, Mitsuru
    Takagi, Shinichi
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2014, 61 (11) : 3668 - 3675
  • [38] High-Performance Normally-Off Al2O3/GaN MOSFET Using a Wet Etching-Based Gate Recess Technique
    Wang, Ye
    Wang, Maojun
    Xie, Bing
    Wen, Cheng P.
    Wang, Jinyan
    Hao, Yilong
    Wu, Wengang
    Chen, Kevin J.
    Shen, Bo
    IEEE ELECTRON DEVICE LETTERS, 2013, 34 (11) : 1370 - 1372
  • [39] High-performance gate-all-around GeOI p-MOSFETs fabricated by rapid melt growth using plasma nitridation and ALD Al2O3 gate dielectric and self-aligned NiGe contacts
    Feng, Jia
    Thareja, Gaurav
    Kobayashi, Masaharu
    Chen, Shulu
    Poon, Andrew
    Bai, Yuri
    Griffin, Peter B.
    Wong, Simon S.
    Nishi, Yoshio
    Plummer, James D.
    IEEE ELECTRON DEVICE LETTERS, 2008, 29 (07) : 805 - 807
  • [40] High-performance GaAs-based metal-oxide-semiconductor heterostructure field-effect transistors with atomic-layer-deposited Al2O3 gate oxide and in situ AIN passivation by metalorganic chemical vapor deposition
    Aoki, Takeshi
    Fukuhara, Noboru
    Osada, Takenori
    Sazawa, Hiroyuki
    Hata, Masahiko
    Inoue, Takayuki
    APPLIED PHYSICS EXPRESS, 2014, 7 (10)