A Survey on Logic-Locking Characteristics and Attacks

被引:1
|
作者
Subbiah K. [1 ]
Chinnathevar S. [2 ]
机构
[1] Electronics and Communication Engineering, SSM Institute of Engineering and Technology, Tamilnadu, Dindigul
[2] Computer Science and Engineering, SSM Institute of Engineering and Technology, Tamilnadu, Dindigul
关键词
Anti-SAT; Attacks; IP; Logic-locking; LUT; Resilience;
D O I
10.1007/s40031-024-01017-y
中图分类号
学科分类号
摘要
Integrated circuits (ICs) are ubiquitous and a crucial component of electronic systems, from satellites and military hardware to consumer devices and cell phones. The computing system’s foundation of trust is the IC. Most semiconductor businesses are shifting to fabless manufacturing and outsourcing to foundries worldwide as integrated circuit feature sizes continue to decrease. That puts the design business at risk for several things, such as unauthorized overproduction, resale on the black market, and illegal copying brought on by intellectual property theft. Logic locks offer one solution in which the chip’s actual functioning is “locked” with a key only known to the inventor. The design will only function as intended if specific keys are pressed. Unlocking overproduced chips should be impossible for supply chain attackers since designers open them after manufacturing them. Logical locks against the risk of overproduction are the main subject of this research. We examine current locking systems, define features based on crucial processing, and identify commonalities and discrepancies between the employed attacker models. This research paper is intended to assist scientists, IP distributors, and SoC developers in rapidly investigating and comprehending the most recent technologies that should be considered and analyzed for additional research on logic-locking techniques. © The Institution of Engineers (India) 2024.
引用
收藏
页码:1073 / 1087
页数:14
相关论文
共 50 条
  • [41] Threats on Logic Locking: A Decade Later
    Azar, Kimia Zamiri
    Kamali, Hadi Mardani
    Homayoun, Houman
    Sasan, Avesta
    GLSVLSI '19 - PROCEEDINGS OF THE 2019 ON GREAT LAKES SYMPOSIUM ON VLSI, 2019, : 471 - 476
  • [42] On the Limitations of Logic Locking the Approximate Circuits
    Nayak, Kartik
    Upadhyaya, Devanshi
    Regazzoni, Francesco
    Polian, Ilia
    2022 ASIAN HARDWARE ORIENTED SECURITY AND TRUST SYMPOSIUM (ASIANHOST), 2022,
  • [43] Design and Analysis of Logic Locking Techniques
    Saha, Akashdeep
    Mukhopadhyay, Debdeep
    Chakraborty, Rajat Subhra
    PROCEEDINGS OF THE 2021 IFIP/IEEE INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2021, : 194 - 195
  • [44] Lockit: A Logic Locking Automation Software
    Kajtez, Nemanja
    Zhang, Yue
    Halak, Basel
    ELECTRONICS, 2021, 10 (22)
  • [45] Mitigating SAT Attack on Logic Locking
    Xie, Yang
    Srivastava, Ankur
    CRYPTOGRAPHIC HARDWARE AND EMBEDDED SYSTEMS - CHES 2016, 2016, 9813 : 127 - 146
  • [46] Trustworthy Hardware Design with Logic Locking
    Sisejkovic, Dominik
    Leupers, Rainer
    PROCEEDINGS OF THE 2021 IFIP/IEEE INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2021, : 180 - 181
  • [47] Truly Stripping Functionality for Logic Locking: A Fault-Based Perspective
    Sengupta, Abhrajit
    Nabeel, Mohammed
    Limaye, Nimisha
    Ashraf, Mohammed
    Sinanoglu, Ozgur
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 39 (12) : 4439 - 4452
  • [48] A Novel Logic Locking Technique for Hardware Security
    Thangam, T.
    Gayathri, G.
    Madhubala, T.
    2017 IEEE INTERNATIONAL CONFERENCE ON ELECTRICAL, INSTRUMENTATION AND COMMUNICATION ENGINEERING (ICEICE), 2017,
  • [49] SILL: Preventing structural attack for logic locking
    Liang, Jihu
    Wang, Ke
    Xi, Wei
    Xu, Changbao
    Chen, Junjian
    Huang, Kai
    IEICE ELECTRONICS EXPRESS, 2022,
  • [50] A Secure Scan Controller for Protecting Logic Locking
    Quang-Linh Nguyen
    Valea, Emanuele
    Flottes, Marie-Lise
    Dupuis, Sophie
    Rouzeyre, Bruno
    2020 26TH IEEE INTERNATIONAL SYMPOSIUM ON ON-LINE TESTING AND ROBUST SYSTEM DESIGN (IOLTS 2020), 2020,