A Survey on Logic-Locking Characteristics and Attacks

被引:1
|
作者
Subbiah K. [1 ]
Chinnathevar S. [2 ]
机构
[1] Electronics and Communication Engineering, SSM Institute of Engineering and Technology, Tamilnadu, Dindigul
[2] Computer Science and Engineering, SSM Institute of Engineering and Technology, Tamilnadu, Dindigul
关键词
Anti-SAT; Attacks; IP; Logic-locking; LUT; Resilience;
D O I
10.1007/s40031-024-01017-y
中图分类号
学科分类号
摘要
Integrated circuits (ICs) are ubiquitous and a crucial component of electronic systems, from satellites and military hardware to consumer devices and cell phones. The computing system’s foundation of trust is the IC. Most semiconductor businesses are shifting to fabless manufacturing and outsourcing to foundries worldwide as integrated circuit feature sizes continue to decrease. That puts the design business at risk for several things, such as unauthorized overproduction, resale on the black market, and illegal copying brought on by intellectual property theft. Logic locks offer one solution in which the chip’s actual functioning is “locked” with a key only known to the inventor. The design will only function as intended if specific keys are pressed. Unlocking overproduced chips should be impossible for supply chain attackers since designers open them after manufacturing them. Logical locks against the risk of overproduction are the main subject of this research. We examine current locking systems, define features based on crucial processing, and identify commonalities and discrepancies between the employed attacker models. This research paper is intended to assist scientists, IP distributors, and SoC developers in rapidly investigating and comprehending the most recent technologies that should be considered and analyzed for additional research on logic-locking techniques. © The Institution of Engineers (India) 2024.
引用
收藏
页码:1073 / 1087
页数:14
相关论文
共 50 条
  • [1] Special Session: Novel Attacks on Logic-Locking
    Jain, Ayush
    Guin, Ujjwal
    Rahman, M. Tanjidur
    Asadizanjani, Navid
    Duvalsaint, Danielle
    Blanton, R. D. Shawn
    2020 IEEE 38TH VLSI TEST SYMPOSIUM (VTS 2020), 2020,
  • [2] Large-Scale Logic-Locking Attacks via Simulation
    Purdy, Ruben
    Blanton, R. D. Shawn
    PROCEEDINGS OF THE TWENTY THIRD INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2022), 2022, : 352 - 357
  • [3] ENTANGLE: An Enhanced Logic-locking Technique for Thwarting SAT and Structural Attacks
    Darjani, Armin
    Kavand, Nima
    Rai, Shubham
    Wijtvliet, Mark
    Kumar, Akash
    PROCEEDINGS OF THE 32ND GREAT LAKES SYMPOSIUM ON VLSI 2022, GLSVLSI 2022, 2022, : 147 - 151
  • [4] A Novel Probability-Based Logic-Locking Technique: ProbLock
    Yue, Michael
    Tehranipoor, Sara
    SENSORS, 2021, 21 (23)
  • [5] Logic Locking Induced Fault Attacks
    Brunner, Michaela
    Gruber, Michael
    Tempelmeier, Michael
    Sigl, Georg
    2020 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2020), 2020, : 114 - 119
  • [6] Functional Analysis Attacks on Logic Locking
    Sirone, Deepak
    Subramanyan, Pramod
    IEEE TRANSACTIONS ON INFORMATION FORENSICS AND SECURITY, 2020, 15 : 2514 - 2527
  • [7] Thwarting All Logic Locking Attacks: Dishonest Oracle With Truly Random Logic Locking
    Limaye, Nimisha
    Kalligeros, Emmanouil
    Karousos, Nikolaos
    Karybali, Irene G.
    Sinanoglu, Ozgur
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2021, 40 (09) : 1740 - 1753
  • [8] Emerging Attacks on Logic Locking in SFQ Circuits and Related Countermeasures
    Mustafa, Yerzhan
    Jabbari, Tahereh
    Kose, Selcuk
    IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2022, 32 (03)
  • [9] Classical Cryptanalysis Attacks on Logic Locking Techniques
    Bodhisatwa Mazumdar
    Soma Saha
    Ghanshyam Bairwa
    Souvik Mandal
    Tatavarthy Venkat Nikhil
    Journal of Electronic Testing, 2019, 35 : 641 - 654
  • [10] Classical Cryptanalysis Attacks on Logic Locking Techniques
    Mazumdar, Bodhisatwa
    Saha, Soma
    Bairwa, Ghanshyam
    Mandal, Souvik
    Nikhil, Tatavarthy Venkat
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2019, 35 (05): : 641 - 654