A new stacked gate oxide L-shaped tunnel field effect transistor

被引:0
作者
Eyvazi, Kaveh [1 ]
Yaghoubi, Hamid Reza [1 ]
Karami, Mohammad Azim [1 ]
机构
[1] Iran Univ Sci & Technol, Sch Elect Engn, Tehran 1684613114, Iran
关键词
Tunnel field effect transistors; Stacked gate oxide; Subthreshold swing; Trap assisted tunneling; SI-SIO2; INTERFACES; ANALYTICAL-MODEL; FET; FABRICATION; DIELECTRICS; IMPROVEMENT; DEPOSITION; NITROGEN; IMPACT; DEVICE;
D O I
10.1007/s10825-024-02183-4
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, a new stacked gate oxide L-shaped Tunnel Field Effect Transistor (LTFET) is proposed. The stacked gate oxide structure incorporates high-k and SiO2 dielectrics. The high-k dielectric, specifically, contributes to a robust electric field at the source/channel junction. This augmented electric field results in more energy band bending and a thinner tunneling barrier. As a result, the proposed device shows the drain current of 0.224 mA/mu m, OFF-current of 1.3 x 10-17 A/mu m, threshold voltage of 0.62 V and average subthreshold swing of 34 mV/decade, in comparison with the conventional LTFET. Moreover, this paper demonstrates the role of both Shockley-Read-Hall generation and trap assisted tunneling in the subthreshold swing degradation due to the existence of trap inside the silicon band gap.
引用
收藏
页码:740 / 750
页数:11
相关论文
共 58 条
[11]   Sensitivity Analysis of Biosensors Based on a Dielectric-Modulated L-Shaped Gate Field-Effect Transistor [J].
Chong, Chen ;
Liu, Hongxia ;
Wang, Shulong ;
Chen, Shupeng ;
Xie, Haiwu .
MICROMACHINES, 2021, 12 (01) :1-10
[12]   3D analytical modeling and electrical characteristics analysis of gate-engineered SiO2/HfO2-stacked tri-gate TFET [J].
Dash, Dinesh Kumar ;
Saha, Priyanka ;
Mahajan, Aman ;
Kumari, Tripty ;
Sarkar, Subir Kumar .
INDIAN JOURNAL OF PHYSICS, 2020, 94 (02) :219-232
[13]   A new analytical threshold voltage model of cylindrical gate tunnel FET (CG-TFET) [J].
Dash, S. ;
Mishra, G. P. .
SUPERLATTICES AND MICROSTRUCTURES, 2015, 86 :211-220
[14]  
De Michielis L., 2011, 12th International Confernece on Ultimate Integration on Silicon, P1
[15]  
DS Software, 1998, ATLAS USERS MANUAL D, VI, P318
[16]  
Eyvazi K, 2020, IRAN CONF ELECTR ENG, P77, DOI 10.1109/ICEE50131.2020.9260621
[17]   Suppressing Ambipolar Current in UTFET by Auxiliary Gate [J].
Eyvazi, Kaveh ;
Karami, Mohammad Azim .
IRANIAN JOURNAL OF SCIENCE AND TECHNOLOGY-TRANSACTIONS OF ELECTRICAL ENGINEERING, 2021, 45 (02) :407-414
[18]   A 2-D Analytical Model for Double-Gate Tunnel FETs [J].
Gholizadeh, Mahdi ;
Hosseini, Seyed Ebrahim .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2014, 61 (05) :1494-1500
[19]   Junctionless Tunnel Field Effect Transistor with Nonuniform Doping [J].
Goswami, Yogesh ;
Asthana, Pranav ;
Basak, Shibir ;
Ghosh, Bahniman .
INTERNATIONAL JOURNAL OF NANOSCIENCE, 2015, 14 (03)
[20]   A novel approach for determining the effective tunneling mass of electrons in HfO2 and other high-K alternative gate dielectrics for advanced CMOS devices [J].
Hinkle, CL ;
Fulton, C ;
Nemanich, RJ ;
Lucovsky, G .
MICROELECTRONIC ENGINEERING, 2004, 72 (1-4) :257-262