A new stacked gate oxide L-shaped tunnel field effect transistor

被引:0
作者
Eyvazi, Kaveh [1 ]
Yaghoubi, Hamid Reza [1 ]
Karami, Mohammad Azim [1 ]
机构
[1] Iran Univ Sci & Technol, Sch Elect Engn, Tehran 1684613114, Iran
关键词
Tunnel field effect transistors; Stacked gate oxide; Subthreshold swing; Trap assisted tunneling; SI-SIO2; INTERFACES; ANALYTICAL-MODEL; FET; FABRICATION; DIELECTRICS; IMPROVEMENT; DEPOSITION; NITROGEN; IMPACT; DEVICE;
D O I
10.1007/s10825-024-02183-4
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, a new stacked gate oxide L-shaped Tunnel Field Effect Transistor (LTFET) is proposed. The stacked gate oxide structure incorporates high-k and SiO2 dielectrics. The high-k dielectric, specifically, contributes to a robust electric field at the source/channel junction. This augmented electric field results in more energy band bending and a thinner tunneling barrier. As a result, the proposed device shows the drain current of 0.224 mA/mu m, OFF-current of 1.3 x 10-17 A/mu m, threshold voltage of 0.62 V and average subthreshold swing of 34 mV/decade, in comparison with the conventional LTFET. Moreover, this paper demonstrates the role of both Shockley-Read-Hall generation and trap assisted tunneling in the subthreshold swing degradation due to the existence of trap inside the silicon band gap.
引用
收藏
页码:740 / 750
页数:11
相关论文
共 58 条
[1]   Representation of strained gate-all-around junctionless tunneling nanowire filed effect transistor for analog applications [J].
Abadi, Rouzbeh Molaei Imen ;
Ziabari, Seyed Ali Sedigh .
MICROELECTRONIC ENGINEERING, 2016, 162 :12-16
[2]   An improved tunnel field-effect transistor with an L-shaped gate and channel [J].
Abraham, Nithin ;
James, Rekha K. .
JOURNAL OF COMPUTATIONAL ELECTRONICS, 2020, 19 (01) :304-309
[3]   Comment on "An Analytical Model for Tunnel Barrier Modulation in Triple Metal Double Gate TFET" [J].
Ananda, A. ;
Chauhan, S. S. ;
Prakash, A. .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2019, 66 (02) :1123-1124
[4]   Double-gate tunnel FET with high-κ gate dielectric [J].
Boucart, Kathy ;
Mihai Ionescu, Adrian .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (07) :1725-1733
[5]   Improvement in Reliability of Tunneling Field-Effect Transistor With p-n-i-n Structure [J].
Cao, Wei ;
Yao, C. J. ;
Jiao, G. F. ;
Huang, Daming ;
Yu, H. Y. ;
Li, Ming-Fu .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (07) :2122-2126
[6]   Interface control of high-k gate dielectrics on Ge [J].
Caymax, M. ;
Houssa, M. ;
Pourtois, G. ;
Bellenger, F. ;
Martens, K. ;
Delabie, A. ;
Van Elshocht, S. .
APPLIED SURFACE SCIENCE, 2008, 254 (19) :6094-6099
[7]   Electrical Noise Analysis of L-Shaped Gate Tunnel Field Effect Transistor [J].
Chander, Sweta ;
Chaudhary, Rekha ;
Sinha, Sanjeet Kumar .
PROCEEDINGS OF 3RD IEEE CONFERENCE ON VLSI DEVICE, CIRCUIT AND SYSTEM (IEEE VLSI DCS 2022), 2022, :180-183
[8]   Comprehensive review on electrical noise analysis of TFET structures [J].
Chander, Sweta ;
Sinha, Sanjeet Kumar ;
Chaudhary, Rekha .
SUPERLATTICES AND MICROSTRUCTURES, 2022, 161
[9]   Ge-Source Based L-Shaped Tunnel Field Effect Transistor for Low Power Switching Application [J].
Chander, Sweta ;
Sinha, Sanjeet Kumar ;
Chaudhary, Rekha ;
Singh, Avtar .
SILICON, 2022, 14 (13) :7435-7448
[10]  
Choi WY, 2016, NANO CONVERG, V3