Design Techniques for Energy-Efficient Analog-to-Digital Converters

被引：4

作者：

Jang, Moonhyung ^{[1
]}

Tang, Xiyuan ^{[2
,3
]}

Lim, Yong ^{[4
]}

Kauffman, John G. ^{[5
]}

Sun, Nan ^{[6
]}

Ortmanns, Maurits ^{[5
]}

Chae, Youngcheol ^{[7
]}

机构：

[1] Stanford Univ, Dept Elect Engn, Stanford, CA 94306 USA

[2] Peking Univ, Inst Artificial Intelligence, Beijing 100871, Peoples R China

[3] Peking Univ, Sch Integrated Circuits, Beijing 100871, Peoples R China

[4] Samsung Elect, Syst LSI Div, Hwaseong 18448, South Korea

[5] Univ Ulm, Inst Microelect, D-89081 Ulm, Germany

[6] Tsinghua Univ, Dept Elect Engn, Beijing 100084, Peoples R China

[7] Yonsei Univ, Dept Elect & Elect Engn, Seoul 03722, South Korea

来源：

IEEE OPEN JOURNAL OF THE SOLID-STATE CIRCUITS SOCIETY | 2023年 / 3卷

关键词：

Analog-to-digital converter (ADC); continuous-time (CT); delta-sigma modulation; energy efficient; low power; noise-shaping (NS); pipelining; successive approximation; DELTA-SIGMA MODULATOR; PIPELINED-SAR ADC; DB SNDR; LOW-POWER; MU-W; MHZ BANDWIDTH; NEGATIVE-R; 65-NM CMOS; AMPLIFIER; COMPARATOR;

D O I：

10.1109/OJSSCS.2023.3311418

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

The energy efficiency of analog-to-digital converters (ADCs) has improved steadily over the past 40 years, with the best reported ADC efficiency improving by nearly six orders of magnitude over the same period. The best figure-of-merit (FoM) is achieved with a limited class of ADC in terms of resolution and speed, but the coverage of the best FoM ADC has been expended. Many ADCs with the record FoM open up new applications and often incorporate multiple combinations of architectural and circuit innovations. It would be very interesting to follow a path of relentless optimization that could be useful to further expand the operating bandwidth of energy-efficient ADCs. To help along this path, this review article discusses the design techniques that focus on optimizing energy efficiency, involving successive approximation, pipelining, noise-shaping, and continuous-time operation.

引用

页码：145 / 161

页数：17

共 165 条

[31] Harpe P., 2012, 2012 IEEE International Solid-State Circuits Conference (ISSCC), P472, DOI 10.1109/ISSCC.2012.6177096
[32] A Compact 10-b SAR ADC With Unit-Length Capacitors and a Passive FIR Filter
Harpe, Pieter
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2019, 54 (03) : 636 - 645
[33] A 10b/12b 40 kS/s SAR ADC With Data-Driven Noise Reduction Achieving up to 10.1b ENOB at 2.2 fJ/Conversion-Step
Harpe, Pieter
Cantatore, Eugenio
van Roermund, Arthur
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2013, 48 (12) : 3011 - 3018
[34] A 26 μW 8 bit 10 MS/s Asynchronous SAR ADC for Low Energy Radios
Harpe, Pieter J. A.
Zhou, Cui
Bi, Yu
van der Meijs, Nick P.
Wang, Xiaoyan
Philips, Kathleen
Dolmans, Guido
de Groot, Harmke
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2011, 46 (07) : 1585 - 1595
[35] He T, 2018, ISSCC DIG TECH PAP I, P230, DOI 10.1109/ISSCC.2018.8310268
[36] Hershberg Benjamin, 2013, 2013 Symposium on VLSI Circuits, pC94
[37] Hershberg B., 2012, Ph.D. dissertation
[38] A 4-GS/s 10-ENOB 75-mW Ringamp ADC in 16-nm CMOS With Background Monitoring of Distortion
Hershberg, Benjamin
Dermit, Davide
van Liempd, Barend
Martens, Ewout
Markulic, Nereo
Lagos, Jorge
Craninckx, Jan
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2021, 56 (08) : 2360 - 2374
[39] A 1-MS/s to 1-GS/s Ringamp-Based Pipelined ADC With Fully Dynamic Reference Regulation and Stochastic Scope-on-Chip Background Monitoring in 16 nm
Hershberg, Benjamin
Markulic, Nereo
Lagos, Jorge
Martens, Ewout
Dermit, Davide
Craninckx, Jan
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2021, 56 (04) : 1227 - 1240
[40] Ring Amplifiers for Switched Capacitor Circuits
Hershberg, Benjamin
Weaver, Skyler
Sobue, Kazuki
Takeuchi, Seiji
Hamashita, Koichi
Moon, Un-Ku
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2012, 47 (12) : 2928 - 2942

← 1 2 3 4 5 6 7 8 9 10 →