RTLLM: An Open-Source Benchmark for Design RTL Generation with Large Language Model

被引:39
作者
Lu, Yao [1 ]
Liu, Shang [1 ]
Zhang, Qijun [1 ]
Xie, Zhiyao [1 ]
机构
[1] Hong Kong Univ Sci & Technol, Hong Kong, Peoples R China
来源
29TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, ASP-DAC 2024 | 2024年
基金
中国国家自然科学基金;
关键词
D O I
10.1109/ASP-DAC58780.2024.10473904
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Inspired by the recent success of large language models (LLMs) like ChatGPT, researchers start to explore the adoption of LLMs for agile hardware design, such as generating design RTL based on natural-language instructions. However, in existing works, their target designs are all relatively simple and in a small scale, and proposed by the authors themselves, making a fair comparison among different LLM solutions challenging. In addition, many prior works only focus on the design correctness, without evaluating the design qualities of generated design RTL. In this work, we propose an open-source benchmark named RTLLM, for generating design RTL with natural language instructions. To systematically evaluate the auto-generated design RTL, we summarized three progressive goals, named syntax goal, functionality goal, and design quality goal. This benchmark can automatically provide a quantitative evaluation of any given LLM-based solution. Furthermore, we propose an easy-to-use yet surprisingly effective prompt engineering technique named self-planning, which proves to significantly boost the performance of GPT-3.5 in our proposed benchmark.
引用
收藏
页码:722 / 727
页数:6
相关论文
共 10 条
[1]  
2023, Arxiv, DOI [arXiv:2303.08774, DOI 10.48550/ARXIV.2303.08774, 10.48550/arXiv.2303.08774]
[2]  
Blocklove J, 2023, Arxiv, DOI arXiv:2305.13243
[3]  
Chang KY, 2023, Arxiv, DOI arXiv:2305.14019
[4]  
Devlin J, 2019, Arxiv, DOI arXiv:1810.04805
[5]   Machine Learning for Electronic Design Automation: A Survey [J].
Huang, Guyue ;
Hu, Jingbo ;
He, Yifan ;
Liu, Jialong ;
Ma, Mingyuan ;
Shen, Zhaoyang ;
Wu, Juejian ;
Xu, Yuanfan ;
Zhang, Hengrui ;
Zhong, Kai ;
Ning, Xuefei ;
Ma, Yuzhe ;
Yang, Haoyu ;
Yu, Bei ;
Yang, Huazhong ;
Wang, Yu .
ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2021, 26 (05)
[6]  
Li RY, 2023, Arxiv, DOI arXiv:2305.06161
[7]  
Nijkamp E, 2022, Arxiv, DOI arXiv:2203.13474
[8]   MLCAD: A Survey of Research in Machine Learning for CAD Keynote Paper [J].
Rapp, Martin ;
Amrouch, Hussam ;
Lin, Yibo ;
Yu, Bei ;
Pan, David Z. ;
Wolf, Marilyn ;
Henkel, Joerg .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2022, 41 (10) :3162-3181
[9]  
Synopsys, 2022, Design compiler: RTL synthesis
[10]   Benchmarking Large Language Models for Automated Verilog RTL Code Generation [J].
Thakur, Shailja ;
Ahmad, Baleegh ;
Fan, Zhenxing ;
Pearce, Hammond ;
Tan, Benjamin ;
Karri, Ramesh ;
Dolan-Gavitt, Brendan ;
Garg, Siddharth .
2023 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, DATE, 2023,