共 10 条
[1]
2023, Arxiv, DOI [arXiv:2303.08774, DOI 10.48550/ARXIV.2303.08774, 10.48550/arXiv.2303.08774]
[2]
Blocklove J, 2023, Arxiv, DOI arXiv:2305.13243
[3]
Chang KY, 2023, Arxiv, DOI arXiv:2305.14019
[4]
Devlin J, 2019, Arxiv, DOI arXiv:1810.04805
[6]
Li RY, 2023, Arxiv, DOI arXiv:2305.06161
[7]
Nijkamp E, 2022, Arxiv, DOI arXiv:2203.13474
[9]
Synopsys, 2022, Design compiler: RTL synthesis
[10]
Benchmarking Large Language Models for Automated Verilog RTL Code Generation
[J].
2023 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, DATE,
2023,