共 18 条
- [1] Binkert N., Beckmann B., Black G., Reinhardt S.K., Saidi A., Basu A., Hestness J., Hower D.R., Krishna T., Sardashti S., Sen R., Sewell K., Shoaib M., Vaish N., Hill M.D., Wood D.A., The gem5 simulator, ACM SIGARCH Computer Architecture News, 39, 1-7, (2011)
- [2] Bojnordi M.N., Ipek E., Pardis: A programmable memory controller for the DDRx inter-facing standards, 39th Annual International Symposium on Computer Architecture, pp. 13-24, (2012)
- [3] Borkar S., Thousand core chips: A technology perspective, The 44th Annual De-sign Automation Conference, pp. 746-749, (2007)
- [4] Chatterjee N., Connor M., Lee D., Johnson D.R., Keckler S.W., Rhu M., Dally W.J., Architecting an energy-efficient DRAM system for GPUs, IEEE International Symposium on High Performance Computer Architecture (HPCA), pp. 73-84, (2017)
- [5] Eyerman S., Eeckhout L., System-level performance metrics for multiprogram workloads, 28, 3, pp. 42-53, (2008)
- [6] Hur I., Lin C., A comprehensive approach to DRAM power management, IEEE 14th International Symposium on High Performance Computer Architecture, pp. 305-316, (2008)
- [7] Jang J.W., Jeon M., Kim H.S., Jo H., Kim J.S., Maeng S., Energy reduction in consoli-dated servers through memory-aware virtual machine scheduling, Computers, IEEE Trans-actions on, 60, 4, pp. 552-564, (2011)
- [8] Lebeck A.R., Fan X., Zeng H., Ellis C., Power aware page allocation, ACM SIGOPS Operating Systems Review, 34, 5, pp. 105-116, (2000)
- [9] Li S., Chen K., Ahn J.H., Brockman J.B., Jouppi N.P., Cacti-p: Architecture-level modeling for SRAM-based structures with advanced leakage reduction techniques, IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pp. 694-701, (2011)
- [10] Micron MT40A2G4 data sheet, (2015)