ISSCC 2019 Session 28 Overview: Techniques for Low-Power High-Performance Wireless

被引:0
作者
机构
来源
Digest of Technical Papers - IEEE International Solid-State Circuits Conference | 2019年 / 2019-February卷
关键词
D O I
10.1109/ISSCC.2019.8662513
中图分类号
学科分类号
摘要
引用
收藏
页码:436 / 437
相关论文
共 50 条
  • [21] DIFFERENTIAL CURRENT SWITCH - HIGH-PERFORMANCE AT LOW-POWER
    EICHELBERGER, EB
    BELLO, SE
    IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1991, 35 (03) : 313 - 320
  • [22] Trends in high-performance, low-power processor architectures
    Murakami, Kazuaki
    Magoshi, Hidetaka
    IEICE Transactions on Electronics, 2001, (02) : 131 - 137
  • [23] FinFET SRAM for high-performance low-power applications
    Joshi, RV
    Williams, RQ
    Nowak, E
    Kim, K
    Beintner, J
    Ludwig, T
    Aller, I
    Chuang, C
    ESSDERC 2004: PROCEEDINGS OF THE 34TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2004, : 69 - 72
  • [24] NEDA: A low-power high-performance DCT architecture
    Shams, AM
    Chidanandan, A
    Pan, W
    Bayoumi, MA
    IEEE TRANSACTIONS ON SIGNAL PROCESSING, 2006, 54 (03) : 955 - 964
  • [25] Low-power high-performance arithmetic circuits and architectures
    Fahim, AM
    Elmasry, MI
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2002, 37 (01) : 90 - 94
  • [26] A High-Performance, Low-Power Linear Algebra Core
    Pedram, Ardavan
    Gerstlauer, Andreas
    van de Geijn, Robert A.
    ASAP 2011 - 22ND IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS (ASAP 2011), 2011, : 35 - 42
  • [27] Overview of low-power ULSI circuit techniques
    Kuroda, Tadahiro, 1600, Inst of Electronics, Inf & Commun Engineers of Japan, Tokyo, Japan (E78-C):
  • [29] Low-power high-performance FinFET sequential circuits
    Tawfik, Shenf A.
    Kursuri, Volkan
    20TH ANNIVERSARY IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2007, : 145 - 148
  • [30] A low-power high-performance embedded SRAM macrocell
    Fahim, AM
    Khellah, M
    Elmasry, MI
    PROCEEDINGS OF THE 8TH GREAT LAKES SYMPOSIUM ON VLSI, 1998, : 13 - 18