Low Area and High Bit Resolution Flash Analog to Digital Converter for Wide Band Applications: A Review

被引：0

作者：

Krishna B. ^{[1
]}

Gill S.S. ^{[1
]}

Kumar A. ^{[1
]}

机构：

[1] Department of Electronics and Communication Engineering and Technology, National Institute of Technical Teachers Training and Research, Chandigarh

来源：

Micro and Nanosystems | 2022年 / 14卷 / 03期

关键词：

comparator; encoder; Flash ADC(Analog-to-digital converter); high resolution; high-speed DAC; low area; MUX; two-step method;

D O I：

10.2174/1876402913666210820111312

中图分类号：

学科分类号：

摘要：

This work reviews the design challenges of CMOS flash type Analog-to-Digital Converter (ADC) for making high bit resolution, low area, low noise, low offset, and power-efficient architecture. Low-bit resolution flash ADC architecture, high-speed applications, and wide-area parallel comparators are identified on their suitability of the design for ADCs. These are effective in the area and bit resolu-tion. The overview includes bit resolution, area, power dissipation, bandwidth and offset noise consid-eration for high-speed flash ADC design. A MUX-based two-step half flash architecture is considered for applications requiring 1 GHz 16-bit resolution low area and low power consumption. An advanced comparator, MUX, a high-speed digital-to-analog converter (DAC), and MUX-based encoder are also reviewed. The design of technology-efficient ADC architecture is highly challenging for the analog designer. © 2022 Bentham Science Publishers.

引用

页码：191 / 197

页数：6

共 62 条

[31]

Mongre R., Gurjar R.C., Design of Low Power & High-Speed Comparator with 0.18 µm Technology for ADC Application, Int. J. Eng. Res. Appl, 4, pp. 146-153, (2014)

[32]

Babayan-Mashhadi Samaneh, Lotfi Reza, Analysis and design of a low-voltage low-power double-tail comparator, IEEE transactions on very large scale integration (VLSI) systems, 22, 2, pp. 343-352, (2013)

[33]

Razavi B., Wooley B.A., Design techniques for high-speed, high-resolution comparators, IEEE J. Solid-State Circuits, 27, 12, pp. 1916-1926, (1992)

[34]

Mahatma Himanshu, Mehra Rajesh, Low power multiplexer design using modified DCVSL logic, IOSR journal of VLSI and signal processing (IOSR-JVSP), 6, 3, pp. 13-17

[35]

Chary Udary Gnaneshwara, Kuna Aman Kumar, Sateesh Design of low voltage low power CMOS analog multiplexer for biomedi-cal applications, International journal of engineering and advanced technology (IJEAT), 3, pp. 21-24, (1992)

[36]

Mahima Singh, Gautam Dolly, Tomar Dr. S. S., Designing and optimizations of low power multiplexer using CMOS device mod-eling, International journal of advanced research in computer and communication engineering, 7, 1, pp. 2319-5940, (2007)

[37]

Pandey Saumya, Nidhi Goel, A power-efficient 2:1 multiplexer design for low power VLSI applications, International journal of advanced research in electronics and communication engineering (IJARECE), 5, 1, (2016)

[38]

Aytar Oktay, Tangel Ali Sup, 1, pp. 1972-1982, (2013)

[39]

Sall E., Vesterbacka M., Thermometer-to-binary decoders for flash analog-to-digital converters, 2007 18th European Conference on Circuit Theory and Design, pp. 240-243, (2007)

[40]

Deepika Kasthuri, Naresh K., Design of efficient multiplexer based encoder for flash-adc using 120nmcmos technology, Int. J. Technol. Res. Eng, 2, 12, pp. 2347-4718, (2015)

← 1 2 3 4 5 6 7 →