Architecture and Technologies of Flash Memory Based Solid State Drives

被引：0
作者：
Gao C. [1 ]
Shi L. [2 ]
Liu K. [3 ]
Xue C. [4 ]
Shu J. [1 ]
机构：
[1] Department of Computer Science and Technology, Tsinghua University, Beijing
[2] School of Computer Science and Technology, East China Normal University, Shanghai
[3] College of Computer Science, Chongqing University, Chongqing
[4] Department of Computer Science, City University of Hong Kong, Hong Kong
来源：
Jisuanji Yanjiu yu Fazhan/Computer Research and Development | 2021年 / 58卷 / 07期
基金：
中国博士后科学基金; 中国国家自然科学基金;
关键词：
3D solid state drives; Buffer; Flash memory; Flash translation layer; Parallelism; Solid state drives;
D O I：
10.7544/issn1000-1239.2021.20200690
中图分类号：
学科分类号：
摘要：
Flash memory based solid state drives (SSDs) are widely deployed in personal computers, data centers, and cloud storages given their well identified advantages, such as high performance, low power consumption and non-volatile property. In recent years, with the development of process technology and micro electronic technology, the features of SSDs are greatly changed. First, detailed storage mechanism of flash cell is introduced, including architecture of flash cell and flash block, programming method, and basic operation of SSDs. Then, several SSD controller key technologies are presented, including buffer device, flash translation layer, garbage collection, data allocation, wear leveling and error correction code. These technologies are used to well support normal operation of SSDs. Additionally, the parallel architecture of SSDs which is used to boost the performance of SSDs, is discussed and related constraints are also presented while several previous works on parallelism exploration are analyzed. Next, since the scaling of SSD has evolved from planar (2D) to 3D stacking, 3D SSD is introduced as a new type of SSDs that can provide larger capacity compared with traditional planar SSD. In this paper, the characteristics of 3D SSDs' vertical architecture, performance and lifetime are analyzed. Also, the disadvantages of previous works on 3D SSD performance and lifetime optimizations are discussed. Finally, current state of SSDs is summarized and possible future research works are given. © 2021, Science Press. All right reserved.
引用
收藏
页码：1518 / 1532
页数：14
相关论文
共 83 条
[1]  
Zheng Wenjing, Li Mingqiang, Shu Jiwu, Flash storage technology, Journal of Computer Research and Development, 47, 4, pp. 716-726, (2010)
[2]  
Micheloni R., 3D Flash Memories, (2016)
[3]  
Micheloni R, Crippa L, Marelli A., Inside NAND Flash Memories, (2010)
[4]  
Suh K D, Suh B H, Lim Y H, Et al., A 3.3 V 32 Mb NAND flash memory with incremental step pulse programming scheme, IEEE Journal of Solid-State Circuits, 30, 11, pp. 1149-1156, (1995)
[5]  
Agrawal N, Prabhakaran V, Wobber T, Et al., Design tradeoffs for SSD performance, Proc of the 2008 USENIX Annual Technical Conf, pp. 57-70, (2008)
[6]  
Gao Congming, Shi Liang, Xue Chun, Et al., Parallel all the time: Plane level parallelism exploration for high performance SSDs, Proc of the 2019 Symp on Mass Storage Systems and Technologies, pp. 172-184, (2019)
[7]  
Cheong W, Yoon C, Woo S, Et al., A flash memory controller for 15μs ultra-low-latency SSD using high-speed 3D NAND flash with 3μs read time, Proc of the 2018 Int Solid-State Circuits Conf, pp. 338-340, (2018)
[8]  
Park S, Jung D, Kang J, Et al., CFLRU: A replacement algorithm for flash memory, Proc of the 2006 Int Conf on Compilers, Architecture and Synthesis for Embedded Systems, pp. 234-241, (2006)
[9]  
Jin Xin, Jung S, Song Y H., Write-aware buffer management policy for performance and durability enhancement in NAND flash memory, IEEE Transactions on Consumer Electronics, 56, 4, pp. 2393-2399, (2010)
[10]  
Jo H, Kang J U, Park S Y, Et al., FAB: Flash-aware buffer management policy for portable media players, IEEE Transactions on Consumer Electronics, 52, 2, pp. 485-493, (2006)
123456789