Reversible priority encoder design and implementation using quantum-dot cellular automata

被引:8
作者
Das, Jadav Chandra [1 ]
De, Debashis [2 ]
机构
[1] Maulana Abul Kalam Azad Univ Technol, Dept Informat Technol, NH 12, Nadia 721249, West Bengal, India
[2] Maulana Abul Kalam Azad Univ Technol, Dept Comp Sci & Engn, NH 12, Nadia 721249, West Bengal, India
来源
IET QUANTUM COMMUNICATION | 2020年 / 1卷 / 02期
关键词
logic circuits; encoding; quantum dots; cellular automata; logic gates; logic design; reversible circuit; reversible logic; QCA circuits; reversible priority encoder design; quantum-dot cellular automata; complementary metal-oxide-semiconductor-based technology; zero power dissipation; reversible computing; QCA designer simulator; heat energy dissipation; performance analysis; messy code problem; wireless communication; power consumption estimation; BJN gate design; Toffoli gate design; CIRCUIT; BINARY; GATE;
D O I
10.1049/iet-qtc.2020.0009
中图分类号
O4 [物理学];
学科分类号
0702 ;
摘要
Quantum-dot cellular automata (QCA) are the potential alternative to complementary metal-oxide-semiconductor-based technology. Ideally, zero power dissipation can be achieved with the help of reversible computing. In this study, a novel design of a reversible priority encoder based on QCA is proposed. The basic building blocks for the design are Toffoli and BJN gates. The proposed design is verified by the QCA designer simulator. The performance analysis of the reversible priority encoder is performed based on the simulation results. The proposed encoder not only overcomes the problem of the messy code but also declines the amount of heat energy dissipation through reversible logic. The proposed reversible circuit could be a major component in future wireless communication because reversible logic accounts for zero loss of information. The estimation of power consumption by proposed QCA circuits is explored that implies QCA can be an ideal platform to implement reversible circuits. The relationship with recently proposed work is also discussed.
引用
收藏
页码:72 / 78
页数:7
相关论文
共 48 条
[1]   A novel true random number generator based on QCA nanocomputing [J].
Abutaleb, M. M. .
NANO COMMUNICATION NETWORKS, 2018, 17 :14-20
[2]   New designs of fault-tolerant adders in quantum-dot cellular automata [J].
Ahmadpour, Seyed-Sajad ;
Mosleh, Mohammad .
NANO COMMUNICATION NETWORKS, 2019, 19 :10-25
[3]  
Bahar A.N., 2013, Int. J. Comput. Appl, V82, P1
[4]  
Bella A.B., 2017, J. Netw. Commun. Emerg. Technol, V7, P7
[5]   LOGICAL REVERSIBILITY OF COMPUTATION [J].
BENNETT, CH .
IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1973, 17 (06) :525-532
[6]   A Fully Integrated Dual-Band CMOS Power Amplifier Using a Variable Switched Interstage Matching Network [J].
Bhattacharya, Ritabrata ;
Gupta, Robin ;
Basu, Ananjan ;
Rawat, Karun ;
Koul, Shiban K. .
IETE JOURNAL OF RESEARCH, 2014, 60 (02) :139-144
[7]  
Bilal Bisma, 2017, Int. J. Eng. Technol., V9, P84
[8]   Efficient adder circuits based on a conservative reversible logic gate [J].
Bruce, JW ;
Thornton, MA ;
Shivakumaraiah, L ;
Kokate, PS ;
Li, X .
ISVLSI 2000: IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI - NEW PARADIGMS FOR VLSI SYSTEMS DESIGN, 2002, :83-88
[9]   Cellular automata-based byte error correction in QCA [J].
Cesar, Thiago F. ;
Vieira, Luiz F. M. ;
Vieira, Marcos A. M. ;
Vilela Neto, Omar P. .
NANO COMMUNICATION NETWORKS, 2020, 23
[10]  
Das J.C., 2016, Quantum Matter, V5, P476