共 138 条
[1]
Mori T., Iizuka S., Nakayama T., Material engineering for silicon tunnel field-effect transistors: isoelectronic trap technology, MRS Commun, 7, pp. 541-550, (2017)
[2]
Peercy P.S., The drive to miniaturization, Nature, 406, pp. 1023-1026, (2000)
[3]
Lundstrom M., Moore’s law forever?, Science, 299, pp. 210-211, (2003)
[4]
Wong H.-S.P., Beyond the conventional transistor, Solid-State Electron, 49, pp. 755-762, (2005)
[5]
Chau R., Doyle B., Doczy M., Et al., Silicon nano-transistors and breaking the 10 nm physical gate length barrier, Device Research Conference
[6]
Salt Lake City, UT, USA, pp. 123-126, (2003)
[7]
Mehrad M., Ghadi E.S., C-shape silicon window nano MOSFET for reducing the short channel effects, International Conference on Ultimate Integration on Silicon (EUROSOI-ULIS), 2017 Joint International EUROSOI Workshop
[8]
Athens, Greece, pp. 164-167, (2017)
[9]
Roy D., Biswas A., Analytical model of nanoscale junctionless transistors towards controlling of short channel effects through source/drain underlap and channel thickness engineering, Superlattices Microstruct, (2017)
[10]
Banerjee P., Sarkar S.K., 3-D analytical modeling of high-k gate stack dual-material tri-gate strained silicon-on-nothing MOSFET with dual-material bottom gate for suppressing short channel effects, J Comput Electron, 16, 3, (2017)