Carbon nanotube field effect transistors: toward future nanoscale electronics

被引:16
作者
Obite F. [1 ,2 ]
Ijeomah G. [3 ]
Bassi J.S. [1 ]
机构
[1] Faculty of Electrical Engineering, Universiti Teknologi Malaysia, Johor
[2] Faculty of Physical Science, Department of Physics, Ahmadu Bello University, Zaria
[3] Faculty of Electrical & Electronics Engineering, Universiti Malaysia Pahang, Pahang
来源
International Journal of Computers and Applications | 2019年 / 41卷 / 02期
关键词
Carbon nanotube; field effect transistors; nanoscale electronics; silicon MOSFET;
D O I
10.1080/1206212X.2017.1415111
中图分类号
学科分类号
摘要
As the scaling down of silicon MOSFET is approaching its utmost limit, different materials are effectively being examined in order to keep the scaling trend. Among these, carbon nanotubes (CNTs) have emerged as one of the most extensively studied materials due to their excellent performance properties such as minimal short channel effects, high mobility, and high normalized drive currents. CNTs are the backbone of carbon nanotube field effect transistor, which is considered as the most preferred candidate for the replacement of silicon transistors. Despite their practical significance, a well-organized framework, and consistent review are still lacking. To this end, this paper presents an intensive review in order to define the state of the art in this field from a fresh and unifying viewpoint while elucidating fruitful insights into recent advances and future trends. In particular, we review material properties and structures. Specifically, we emphasize on the most relevant device fabrication and current modeling concepts. Furthermore, we distill key insights into recent advances and challenges that may sustain or expand future applications. The future research directions are also carefully analyzed. © 2018, © 2018 Informa UK Limited, trading as Taylor & Francis Group.
引用
收藏
页码:147 / 162
页数:15
相关论文
共 138 条
[1]  
Mori T., Iizuka S., Nakayama T., Material engineering for silicon tunnel field-effect transistors: isoelectronic trap technology, MRS Commun, 7, pp. 541-550, (2017)
[2]  
Peercy P.S., The drive to miniaturization, Nature, 406, pp. 1023-1026, (2000)
[3]  
Lundstrom M., Moore’s law forever?, Science, 299, pp. 210-211, (2003)
[4]  
Wong H.-S.P., Beyond the conventional transistor, Solid-State Electron, 49, pp. 755-762, (2005)
[5]  
Chau R., Doyle B., Doczy M., Et al., Silicon nano-transistors and breaking the 10 nm physical gate length barrier, Device Research Conference
[6]  
Salt Lake City, UT, USA, pp. 123-126, (2003)
[7]  
Mehrad M., Ghadi E.S., C-shape silicon window nano MOSFET for reducing the short channel effects, International Conference on Ultimate Integration on Silicon (EUROSOI-ULIS), 2017 Joint International EUROSOI Workshop
[8]  
Athens, Greece, pp. 164-167, (2017)
[9]  
Roy D., Biswas A., Analytical model of nanoscale junctionless transistors towards controlling of short channel effects through source/drain underlap and channel thickness engineering, Superlattices Microstruct, (2017)
[10]  
Banerjee P., Sarkar S.K., 3-D analytical modeling of high-k gate stack dual-material tri-gate strained silicon-on-nothing MOSFET with dual-material bottom gate for suppressing short channel effects, J Comput Electron, 16, 3, (2017)