Reduced OFF-state current and suppressed ambipolarity in a dopingless vertical TFET with dual-drain for high-frequency circuit applications

被引:8
作者
Gorla, Siva Rama Krishna [1 ]
Pandey, Chandan Kumar [1 ]
机构
[1] VIT AP Univ, Sch Elect Engn, Amaravati 522237, India
关键词
Ambipolarity; Band -to -band tunneling; Dopingless TFET; Interface trap charges; And subthreshold swing; FIELD-EFFECT TRANSISTOR; DESIGN APPROACH; TUNNEL FET; GATE; PERFORMANCE; ENHANCEMENT; PROPOSAL;
D O I
10.1016/j.aeue.2024.155229
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this article, a dopingless TFET with dual-drain and reversed T-shaped channel (DLVIT-TFET) is investigated to offer improvement in ON-state current (IOn) along with the reduction in OFF-state leakage current (IOff) and in ambipolarity. The investigated device has a dual channel region which helps in improving the on-state parameters like IOn and subthreshold swing (SS) due to the extended tunneling area. The inverted T-shaped channel minimizes the charge carriers to tunnel during the off-state, thereby reducing the magnitude of IOff. The results obtained from 2D TCAD simulation show that the investigated device provides -1 order of improvement in IOn and -3 orders of improvement in IOff. Furthermore, DLVIT-TFET offers an -3 orders of improvement in ambipolar current (IAmb) due to a reduction in peak electric field at channel-drain interface caused by splitting of drain potential at ambipolar state. Moreover, various analog/RF parameters such as transconductance (gm), gate parasitic capacitance (Cgd, and Cgs), cut-off frequency (fTmax), gain-bandwidth product (GBP), transconductancefrequency product (TFP) and transit time (tau) are found to be improved in DLVIT-TFET compared to the conventional DL-TFET. In addition, the transient analysis of DLVIT-TFET based inverter is analyzed, which shows improvement in the parameters like propagation delay and voltage swing. Finally, reliability of the investigated device is discussed by considering the effect of interface trap charges (ITCs) and variation in ambient temperature and it is observed that DLVIT-TFET is more immune to such defects and environmental factors than the conventional one.
引用
收藏
页数:19
相关论文
共 39 条
[1]   Demonstration of a novel Dual-Source Elevated-Channel Dopingless TFET with improved DC and Analog/RF performance [J].
Ashok, Tammisetti ;
Pandey, Chandan Kumar .
MICROELECTRONICS JOURNAL, 2024, 144
[2]   Reduction of Corner Effect in ZG-ES-TFET for Improved Electrical Performance and its Reliability Analysis in the Presence of Traps [J].
Ashok, Tammisetti ;
Pandey, Chandan Kumar .
ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY, 2023, 12 (07)
[3]   A new design approach for enhancement of DC/RF performance with improved ambipolar conduction of dopingless TFET [J].
Aslam, Mohd. ;
Yadav, Shivendra ;
Soni, Deepak ;
Sharma, Dheeraj .
SUPERLATTICES AND MICROSTRUCTURES, 2017, 112 :86-96
[4]   Enhanced on-state current and suppressed ambipolarity in germanium-source dual vertical-channel TFET [J].
Chahardah Cherik, Iman ;
Mohammadi, Saeed .
SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2021, 36 (04)
[5]   A Novel Dopingless Fin-Shaped SiGe Channel TFET with Improved Performance [J].
Chen, Shupeng ;
Wang, Shulong ;
Liu, Hongxia ;
Han, Tao ;
Xie, Haiwu ;
Chong, Chen .
NANOSCALE RESEARCH LETTERS, 2020, 15 (01)
[6]   A Compact Model for Threshold Voltage of Surrounding-Gate MOSFETs With Localized Interface Trapped Charges [J].
Chiang, Te-Kuang .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (02) :567-571
[7]   Study of Random Dopant Fluctuation Effects in Germanium-Source Tunnel FETs [J].
Damrongplasit, Nattapol ;
Shin, Changhwan ;
Kim, Sung Hwan ;
Vega, Reinaldo A. ;
Liu, Tsu-Jae King .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (10) :3541-3548
[8]   Interfacial trap charge and self-heating effect based reliability analysis of a Dual-Drain Vertical Tunnel FET [J].
Das, Diganta ;
Pandey, Chandan Kumar .
MICROELECTRONICS RELIABILITY, 2023, 146
[9]   MoS2 transistors with 1-nanometer gate lengths [J].
Desai, Sujay B. ;
Madhvapathy, Surabhi R. ;
Sachid, Angada B. ;
Llinas, Juan Pablo ;
Wang, Qingxiao ;
Ahn, Geun Ho ;
Pitner, Gregory ;
Kim, Moon J. ;
Bokor, Jeffrey ;
Hu, Chenming ;
Wong, H. -S. Philip ;
Javey, Ali .
SCIENCE, 2016, 354 (6308) :99-102
[10]   A High-Performance Gate Engineered InGaN Dopingless Tunnel FET [J].
Duan, Xiaoling ;
Zhang, Jincheng ;
Wang, Shulong ;
Li, Yao ;
Xu, Shengrui ;
Hao, Yue .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2018, 65 (03) :1223-1229