A Discrete Selective Harmonic Elimination Formulation With Common-Mode Voltage Elimination Ability

被引：5
|
作者：
Wu, Mingzhe [1 ]
Pan, Suna [2 ]
Wang, Kui [3 ]
Konstantinou, Georgios [4 ]
Pou, Josep [5 ]
Li, Yun Wei [6 ]
Yang, Kehu [2 ]
机构：
[1] China Univ Min & Technol, Sch Mech & Elect Engn, Beijing 100083, Peoples R China
[2] China Univ Min & Technol Beijing, Sch Artificial Intelligence, Beijing 100083, Peoples R China
[3] Tsinghua Univ, Dept Elect Engn, State Key Lab Power Syst, Beijing 100084, Peoples R China
[4] Univ New South Wales, Sch Elect Engn & Telecommun, Sydney, NSW 2052, Australia
[5] Nanyang Technol Univ, Sch Elect & Elect Engn, Singapore 639798, Singapore
[6] Univ Alberta, Dept Elect & Comp Engn, Edmonton, AB T6G 1H9, Canada
来源：
IEEE TRANSACTIONS ON POWER ELECTRONICS | 2024年 / 39卷 / 04期
基金：
北京市自然科学基金;
关键词：
Common-mode voltage (CMV); quadratic programming; selective harmonic elimination (SHE); PWM; REDUCTION;
D O I：
10.1109/TPEL.2023.3348237
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Common-mode voltage (CMV) is harmful to high-power converter-fed drive systems, thus actively suppressing the CMV that is of great significance. Compared with CMV reduction, CMV elimination is a better choice as it can totally avoid the influence of CMV. In this letter, a discrete selective harmonic elimination (SHE) formulation with CMV elimination ability is proposed, which uses output voltage levels as variables to be optimized instead of switching angles as in conventional SHE models. In this formulation, the optimization objective is low-order harmonic elimination, while CMV elimination is used as a constraint. The output result is the complete full SHE- pulsewidth modulated waveform over one fundamental period, where selected low-order harmonics and CMV have both been eliminated. Experimental results verify the effectiveness of the proposed formulation, and some comparison results are also provided.
引用
收藏
页码：3962 / 3967
页数：6
相关论文
共 50 条
  • [31] Extension of Real Time Harmonic Elimination Theory to the Traditional Selective Harmonic Elimination
    Makhlouf, B.
    Bouchhida, O.
    Nibouche, M.
    PROCEEDINGS OF 2016 8TH INTERNATIONAL CONFERENCE ON MODELLING, IDENTIFICATION & CONTROL (ICMIC 2016), 2016, : 597 - 602
  • [32] Universal Formulation for Selective Harmonic Elimination PWM with Half-Wave Symmetry for Multilevel Voltage Source Converters
    Perez-Basante, Angel
    Ceballos, Salvador
    Konstantinou, Georgios
    Pou, Josep
    Andreu, Jon
    Martinez de Alegria, Inigo
    PROCEEDINGS OF THE IECON 2016 - 42ND ANNUAL CONFERENCE OF THE IEEE INDUSTRIAL ELECTRONICS SOCIETY, 2016, : 3207 - 3212
  • [33] Selective Harmonic Elimination modulation for Medium Voltage Modular Multilevel Converter
    Moranchel, M.
    Bueno, E. J.
    Rodriguez, F. J.
    Sanz, I.
    2016 IEEE 7TH INTERNATIONAL SYMPOSIUM ON POWER ELECTRONICS FOR DISTRIBUTED GENERATION SYSTEMS (PEDG), 2016,
  • [34] Common-Mode Voltage Elimination of Multilevel Converters With Reduced Switching Loss Using Sawtooth-Carrier-Based PWM
    Chen, Minghao
    Niu, Decun
    Zhang, Lei
    Liu, Ximei
    IEEE TRANSACTIONS ON POWER ELECTRONICS, 2023, 38 (10) : 12024 - 12034
  • [35] Common-Mode Voltage Elimination Technique For an Open-End Winding Induction Motor Using Carrier Based PWM
    Chandini, G. S.
    Shiny, G.
    PROCEEDINGS OF 2017 INTERNATIONAL CONFERENCE ON TECHNOLOGICAL ADVANCEMENTS IN POWER AND ENERGY (TAP ENERGY): EXPLORING ENERGY SOLUTIONS FOR AN INTELLIGENT POWER GRID, 2017,
  • [36] High-Frequency Transformer-Link Three-Level Inverter Drive with Common-Mode Voltage Elimination
    Basu, Kaushik
    Umarikar, Amod C.
    Mohapatra, Krushna K.
    Mohan, Ned
    2008 IEEE POWER ELECTRONICS SPECIALISTS CONFERENCE, VOLS 1-10, 2008, : 4413 - 4418
  • [37] Computation-Efficient Model Predictive Control With Common-Mode Voltage Elimination for Five-Level ANPC Converters
    Yang, Yong
    Wen, Huiqing
    Fan, Mingdi
    Xie, Menxi
    Peng, Simin
    Norambuena, Margarita
    Rodriguez, Jose
    IEEE TRANSACTIONS ON TRANSPORTATION ELECTRIFICATION, 2020, 6 (03): : 970 - 984
  • [38] Five-level inverter topology for induction motor drives with common-mode voltage elimination in complete modulation range
    Tekwani, P. N.
    Kanchan, R. S.
    Gopakumar, K.
    Vezzini, A.
    EPE JOURNAL, 2007, 17 (01) : 11 - 23
  • [39] Common-Mode Voltage Elimination with an Auxiliary Half-Bridge Circuit for Five-Level Active NPC Inverters
    Le, Quoc Anh
    Park, Do-Hyeon
    Lee, Dong-Choon
    JOURNAL OF POWER ELECTRONICS, 2017, 17 (04) : 923 - 932
  • [40] A New Active Common-Mode Voltage Elimination Method For Three-Level Neutral-Point Clamped Inverters
    Alawieh, H.
    Tehrani, K. Arab
    Azzouz, Y.
    Dakyo, B.
    IECON 2014 - 40TH ANNUAL CONFERENCE OF THE IEEE INDUSTRIAL ELECTRONICS SOCIETY, 2014, : 1060 - 1066
12345