Degradation mechanisms for polycrystalline silicon thin-film transistors with a grain boundary in the channel under negative gate bias stress

被引:0
|
作者
张冬利 [1 ]
王明湘 [1 ]
王槐生 [1 ]
机构
[1] School of Electronic and Information Engineering, Soochow University
基金
中国国家自然科学基金;
关键词
negative bias stress; poly-Si; thin-film transistor; grain boundary;
D O I
暂无
中图分类号
TQ127.2 [硅及其无机化合物]; TB383.2 []; TN321.5 [];
学科分类号
070205 ; 0805 ; 080501 ; 080502 ; 080903 ; 0817 ; 1406 ;
摘要
The negative gate bias stress(NBS) reliability of n-type polycrystalline silicon(poly-Si) thin-film transistors(TFTs)with a distinct defective grain boundary(GB) in the channel is investigated. Results show that conventional NBS degradation with negative shift of the transfer curves is absent. The on-state current is decreased, but the subthreshold characteristics are not affected. The gate bias dependence of the drain leakage current at Vdsof 5.0 V is suppressed, whereas the drain leakage current at Vdsof 0.1 V exhibits obvious gate bias dependence. As confirmed via TCAD simulation, the corresponding mechanisms are proposed to be trap state generation in the GB region, positive-charge local formation in the gate oxide near the source and drain, and trap state introduction in the gate oxide.
引用
收藏
页码:599 / 604
页数:6
相关论文
共 50 条
  • [41] Characteristic Degradation of Poly-Si Thin-Film Transistors With Large Grains From the Viewpoint of Grain Boundary Location
    Kimura, Mutsumi
    Dimitriadis, Charalabos A.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (06) : 1748 - 1751
  • [42] Physical Origins and Analysis of Negative-Bias Stress Instability Mechanism in Polymer-Based Thin-Film Transistors
    Lee, Jaewook
    Jang, Jaeman
    Kim, Hyeongjung
    Lee, Jiyoul
    Lee, Bang-Lin
    Choi, Sung-Jin
    Kim, Dong Myong
    Kim, Dae Hwan
    Kim, Kyung Rok
    IEEE ELECTRON DEVICE LETTERS, 2014, 35 (03) : 396 - 398
  • [43] Modeling of transient drain current overshoot in polycrystalline silicon thin-film transistors
    Kamakura, Yoshinari
    Ota, Toshifumi
    MATHEMATICAL AND COMPUTER MODELLING, 2013, 58 (1-2) : 363 - 367
  • [44] EFFECT OF CHANNEL IMPLANTATION ON THE DEVICE PERFORMANCE OF LOW-TEMPERATURE PROCESSED POLYCRYSTALLINE SILICON THIN-FILM TRANSISTORS
    ONO, K
    OIKAWA, S
    KONISHI, N
    MIYATA, K
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1990, 29 (12): : 2705 - 2710
  • [45] Impact of Nanosheet Thickness on Performance and Reliability of Polycrystalline-Silicon Thin-Film Transistors With Double-Gate Operation
    Ma, William Cheng-Yu
    Su, Chun-Jung
    Kao, Kuo-Hsing
    Guo, Jing-Qiang
    Wu, Cheng-Jun
    Wu, Po-Ying
    Hung, Jia-Yuan
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2023, 22 : 740 - 746
  • [46] Characteristics of polycrystalline silicon thin-film transistors with electrical source/drain extensions induced by a bottom sub-gate
    Yu, M
    Lin, HC
    Chen, GH
    Huang, TY
    Lei, TF
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 2002, 41 (5A): : 2815 - 2820
  • [47] Analytical current-voltage model for polycrystalline silicon thin-film transistors
    Kimura, M
    Takizawa, T
    Miyasaka, M
    Inoue, S
    Shimoda, T
    POLYCRYSTALLINE SEMICONDUCTORS VII, PROCEEDINGS, 2003, 93 : 79 - 84
  • [48] Degradation of current–voltage and low frequency noise characteristics under negative bias illumination stress in InZnO thin film transistors
    王黎
    刘远
    耿魁伟
    陈雅怡
    恩云飞
    Chinese Physics B, 2018, 27 (06) : 526 - 532
  • [49] AMORPHOUS-SILICON THIN-FILM TRANSISTORS WITH SIOXNY/SINX GATE INSULATORS
    HIRANAKA, K
    YAMAGUCHI, T
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1990, 29 (02): : 229 - 235
  • [50] Fabrication of bridged-grain polycrystalline silicon thin film transistors by nanoimprint lithography
    Zhou, Wei
    Ho, Jacob Yeuk Lung
    Zhao, Shuyun
    Chen, Rongsheng
    Wong, Man
    Kwok, Hoi-Sing
    THIN SOLID FILMS, 2013, 534 : 636 - 639