Degradation mechanisms for polycrystalline silicon thin-film transistors with a grain boundary in the channel under negative gate bias stress

被引:0
|
作者
张冬利 [1 ]
王明湘 [1 ]
王槐生 [1 ]
机构
[1] School of Electronic and Information Engineering, Soochow University
基金
中国国家自然科学基金;
关键词
negative bias stress; poly-Si; thin-film transistor; grain boundary;
D O I
暂无
中图分类号
TQ127.2 [硅及其无机化合物]; TB383.2 []; TN321.5 [];
学科分类号
070205 ; 0805 ; 080501 ; 080502 ; 080903 ; 0817 ; 1406 ;
摘要
The negative gate bias stress(NBS) reliability of n-type polycrystalline silicon(poly-Si) thin-film transistors(TFTs)with a distinct defective grain boundary(GB) in the channel is investigated. Results show that conventional NBS degradation with negative shift of the transfer curves is absent. The on-state current is decreased, but the subthreshold characteristics are not affected. The gate bias dependence of the drain leakage current at Vdsof 5.0 V is suppressed, whereas the drain leakage current at Vdsof 0.1 V exhibits obvious gate bias dependence. As confirmed via TCAD simulation, the corresponding mechanisms are proposed to be trap state generation in the GB region, positive-charge local formation in the gate oxide near the source and drain, and trap state introduction in the gate oxide.
引用
收藏
页码:599 / 604
页数:6
相关论文
共 50 条
  • [31] Characterization of an individual grain boundary in metal-induced laterally crystallized polycrystalline silicon thin-film devices
    Wang, MX
    Wong, M
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2001, 48 (08) : 1655 - 1660
  • [32] Device simulation of grain boundaries with oxide-silicon interface roughness in laser-crystallized polycrystalline silicon thin-film transistors
    Kimura, M
    Eguchi, T
    Inoue, S
    Shimoda, T
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 2-LETTERS & EXPRESS LETTERS, 2000, 39 (8A): : L775 - L778
  • [33] Polycrystalline silicon thin-film transistors fabricated by defect reduction methods
    Watakabe, H
    Suzuki, M
    Sameshima, T
    POLYCRYSTALLINE SEMICONDUCTORS VII, PROCEEDINGS, 2003, 93 : 37 - 42
  • [34] RAPID THERMAL ANNEALING TECHNIQUE FOR POLYCRYSTALLINE SILICON THIN-FILM TRANSISTORS
    YUDASAKA, I
    OHSHIMA, H
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1994, 33 (3A): : 1256 - 1260
  • [35] The effects of grain boundaries in the electrical characteristics of large grain polycrystalline thin-film transistors
    Chan, VWC
    Chan, PCH
    Yin, CS
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2002, 49 (08) : 1384 - 1391
  • [36] Negative gate bias stress effects on conduction and low frequency noise characteristics in p-type poly-Si thin-film transistors
    Han, Chao-Yang
    Liu, Yuan
    Liu, Yu-Rong
    Chen, Ya-Yi
    Wang, Li
    Chen, Rong-Sheng
    CHINESE PHYSICS B, 2019, 28 (08)
  • [37] Negative gate bias stress effects on conduction and low frequency noise characteristics in p-type poly-Si thin-film transistors
    韩朝阳
    刘远
    刘玉荣
    陈雅怡
    王黎
    陈荣盛
    Chinese Physics B, 2019, (08) : 401 - 406
  • [38] Impact of geometrical parameters on the electrical performance of network-channel polycrystalline silicon thin-film transistors
    Lee, Junyoung
    Lee, Hojoon
    Jin, Bo
    Oh, Hyeongwan
    Baek, Sangwon
    Yoon, Gilsang
    Lee, Yongsu
    Baek, Rock-Hyun
    Lee, Jeong-Soo
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2018, 57 (10)
  • [39] Amorphous silicon buried-channel thin-film transistors
    Weber, C
    Abelson, JR
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1998, 45 (02) : 447 - 452
  • [40] Polycrystalline-Silicon CMOS Thin-Film Transistors With T-Shaped Gate and Lightly Doped Drain
    Lee, Cheng-Kuei
    Chang, Hsun-Lin
    Chen, Kun-Mung
    Huang, Guo-Wei
    Kuo, Chien-Nan
    Li, Pei-Wen
    Lin, Horng-Chih
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2024, 71 (09) : 5414 - 5420