Investigation and statistical modeling of InAs-based double gate tunnel FETs for RF performance enhancement

被引:0
|
作者
S.Poorvasha
B.Lakshmi
机构
[1] SchoolofElectronicsEngineering,VITUniversity
关键词
D O I
暂无
中图分类号
TN386 [场效应器件];
学科分类号
摘要
In this paper,RF performance analysis of In As-based double gate(DG)tunnel field effect transistors(TFETs)is investigated in both qualitative and quantitative fashion.This investigation is carried out by varying the geometrical and doping parameters of TFETs to extract various RF parameters,unity gain cut-off frequency(f_t),maximum oscillation frequency(fmax),intrinsic gain and admittance(Y)parameters.An asymmetric gate oxide is introduced in the gate-drain overlap and compared with that of DG TFETs.Higher ON-current(ION)of about 0.2 mA and less leakage current(IOFF)of 29 f A is achieved for DG TFET with gate-drain overlap.Due to increase in transconductance(gm),higher ft and intrinsic gain is attained for DG TFET with gate-drain overlap.Higher fmax of 985 GHz is obtained for drain doping of 5×1017cm-3 because of the reduced gate-drain capacitance(Cgd)with DG TFET with gate-drain overlap.In terms of Y-parameters,gate oxide thickness variation offers better performance due to the reduced values of Cgd.A second order numerical polynomial model is generated for all the RF responses as a function of geometrical and doping parameters.The simulation results are compared with this numerical model where the predicted values match with the simulated values.
引用
收藏
页码:34 / 44
页数:11
相关论文
共 50 条
  • [41] Design, Simulation, and Work Function Trade for DC and Analog/RF Performance Enhancement in Dual Material Hetero Dielectric Double Gate Tunnel FET
    Kavindra Kumar Kavi
    Shweta Tripathi
    R. A. Mishra
    Sanjay Kumar
    Silicon, 2022, 14 : 10101 - 10113
  • [42] Modeling and Performance Investigation of the Double-Gate Carbon Nanotube Transistor
    Yang, Xuebei
    Mohanram, Kartik
    IEEE ELECTRON DEVICE LETTERS, 2011, 32 (03) : 231 - 233
  • [43] A Charge-Based Capacitance Model for Double-Gate Tunnel FETs With Closed-Form Solution
    Lu, Bin
    Lu, Hongliang
    Zhang, Yuming
    Zhang, Yimen
    Cui, Xiaoran
    Lv, Zhijun
    Yang, Shizheng
    Liu, Chen
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2018, 65 (01) : 299 - 307
  • [44] Negative Capacitance Double-Gate Junctionless FETs: A Charge-Based Modeling Investigation of Swing, Overdrive and Short Channel Effect
    Rassekh, Amin
    Sallese, Jean-Michel
    Jazaeri, Farzan
    Fathipour, Morteza
    Ionescu, Adrian M.
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2020, 8 : 939 - 947
  • [45] Performance investigation of heterogeneous gate dielectric-gate metal engineered–gate all around-tunnel FET for RF applications
    Jaya Madan
    R. S. Gupta
    Rishu Chaujar
    Microsystem Technologies, 2017, 23 : 4081 - 4090
  • [46] Extended-Source Double-Gate Tunnel FET With Improved DC and Analog/RF Performance
    Joshi, Tripuresh
    Singh, Yashvir
    Singh, Balraj
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2020, 67 (04) : 1873 - 1879
  • [47] Performance Evaluation of Double Gate III-V Heterojunction Tunnel FETs with SiO2/HfO2 Gate Oxide Structure
    Kumar, Sanjay
    Baral, Kamalaksha
    Chander, Sweta
    Singh, Prince Kumar
    Singh, Balraj
    Jit, S.
    2018 INTERNATIONAL SYMPOSIUM ON DEVICES, CIRCUITS AND SYSTEMS (ISDCS), 2018,
  • [48] Performance investigation of heterogeneous gate dielectric-gate metal engineered-gate all around-tunnel FET for RF applications
    Madan, Jaya
    Gupta, R. S.
    Chaujar, Rishu
    MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS, 2017, 23 (09): : 4081 - 4090
  • [49] Continuous semianalytical modeling of vertical surrounding-gate tunnel FET: analog/RF performance evaluation
    Abdelmalek, Nidhal
    Djeffal, Faycal
    Bentrcia, Toufik
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2018, 17 (02) : 724 - 735
  • [50] Continuous semianalytical modeling of vertical surrounding-gate tunnel FET: analog/RF performance evaluation
    Nidhal Abdelmalek
    Fayçal Djeffal
    Toufik Bentrcia
    Journal of Computational Electronics, 2018, 17 : 724 - 735