Investigation and statistical modeling of InAs-based double gate tunnel FETs for RF performance enhancement

被引:0
|
作者
S.Poorvasha
B.Lakshmi
机构
[1] SchoolofElectronicsEngineering,VITUniversity
关键词
D O I
暂无
中图分类号
TN386 [场效应器件];
学科分类号
摘要
In this paper,RF performance analysis of In As-based double gate(DG)tunnel field effect transistors(TFETs)is investigated in both qualitative and quantitative fashion.This investigation is carried out by varying the geometrical and doping parameters of TFETs to extract various RF parameters,unity gain cut-off frequency(f_t),maximum oscillation frequency(fmax),intrinsic gain and admittance(Y)parameters.An asymmetric gate oxide is introduced in the gate-drain overlap and compared with that of DG TFETs.Higher ON-current(ION)of about 0.2 mA and less leakage current(IOFF)of 29 f A is achieved for DG TFET with gate-drain overlap.Due to increase in transconductance(gm),higher ft and intrinsic gain is attained for DG TFET with gate-drain overlap.Higher fmax of 985 GHz is obtained for drain doping of 5×1017cm-3 because of the reduced gate-drain capacitance(Cgd)with DG TFET with gate-drain overlap.In terms of Y-parameters,gate oxide thickness variation offers better performance due to the reduced values of Cgd.A second order numerical polynomial model is generated for all the RF responses as a function of geometrical and doping parameters.The simulation results are compared with this numerical model where the predicted values match with the simulated values.
引用
收藏
页码:34 / 44
页数:11
相关论文
共 50 条
  • [31] Performance Analysis of Dual Metal Double Gate Tunnel-FETs for Ultralow Power Applications
    Gracia, D.
    Nirmal, D.
    NANOELECTRONIC MATERIALS AND DEVICES, VOL III, 2018, 466 : 11 - 18
  • [32] Performance of Asymmetric Gate Oxide on Gate-Drain Overlap in Si and Si1-xGex Double Gate Tunnel FETs
    Poorvasha, S.
    Lakshmi, B.
    2016 INTERNATIONAL CONFERENCE ON VLSI SYSTEMS, ARCHITECTURES, TECHNOLOGY AND APPLICATIONS (VLSI-SATA), 2016,
  • [33] Investigation of Negative Capacitance Gate-all-Around Tunnel FETs Combining Numerical Simulation and Analytical Modeling
    Jiang, Chunsheng
    Liang, Renrong
    Xu, Jun
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2017, 16 (01) : 58 - 67
  • [34] Performance investigation of an InAs-based dielectric-modulated heterojunction TFET as a label-free biosensor
    Swati, Jasdeep
    Kaur, Jasdeep
    Singh, Abdesh Kumar
    APPLIED PHYSICS A-MATERIALS SCIENCE & PROCESSING, 2023, 129 (05):
  • [35] Performance investigation of an InAs-based dielectric-modulated heterojunction TFET as a label-free biosensor
    Jasdeep Swati
    Abdesh Kumar Kaur
    Applied Physics A, 2023, 129
  • [36] Enhancing Analog performance and suppression of Subthreshold Swing using Hetero-junctionless Double gate Tunnel FETs
    Sharma, Neha
    Chauhan, Sudakar Singh
    2017 IEEE INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATION AND AUTOMATION (ICCCA), 2017, : 1449 - 1452
  • [37] Dual material gate doping-less tunnel FET with hetero gate dielectric for enhancement of analog/RF performance
    Sunny Anand
    R.K.Sarin
    Journal of Semiconductors, 2017, 38 (02) : 35 - 41
  • [38] Performance Analysis of Double Gate Junctionless Tunnel Field Effect Transistor: RF Stability Perspective
    Raju, Veerati
    Sivasankaran, K.
    INTERNATIONAL JOURNAL OF ADVANCED COMPUTER SCIENCE AND APPLICATIONS, 2019, 10 (11) : 529 - 537
  • [39] Investigation of impact of gate underlap/overlap on the analog/RF performance of composite channel double gate MOSFETs
    Ajayan, J.
    Nirmal, D.
    Kurian, Dheena
    Mohankumar, P.
    Arivazhagan, L.
    Fletcher, A. S. Augustine
    Subash, T. D.
    Saravanan, M.
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2019, 37 (06):
  • [40] Design, Simulation, and Work Function Trade for DC and Analog/RF Performance Enhancement in Dual Material Hetero Dielectric Double Gate Tunnel FET
    Kavi, Kavindra Kumar
    Tripathi, Shweta
    Mishra, R. A.
    Kumar, Sanjay
    SILICON, 2022, 14 (15) : 10101 - 10113