Investigation and statistical modeling of InAs-based double gate tunnel FETs for RF performance enhancement

被引:0
|
作者
S.Poorvasha
B.Lakshmi
机构
[1] SchoolofElectronicsEngineering,VITUniversity
关键词
D O I
暂无
中图分类号
TN386 [场效应器件];
学科分类号
摘要
In this paper,RF performance analysis of In As-based double gate(DG)tunnel field effect transistors(TFETs)is investigated in both qualitative and quantitative fashion.This investigation is carried out by varying the geometrical and doping parameters of TFETs to extract various RF parameters,unity gain cut-off frequency(f_t),maximum oscillation frequency(fmax),intrinsic gain and admittance(Y)parameters.An asymmetric gate oxide is introduced in the gate-drain overlap and compared with that of DG TFETs.Higher ON-current(ION)of about 0.2 mA and less leakage current(IOFF)of 29 f A is achieved for DG TFET with gate-drain overlap.Due to increase in transconductance(gm),higher ft and intrinsic gain is attained for DG TFET with gate-drain overlap.Higher fmax of 985 GHz is obtained for drain doping of 5×1017cm-3 because of the reduced gate-drain capacitance(Cgd)with DG TFET with gate-drain overlap.In terms of Y-parameters,gate oxide thickness variation offers better performance due to the reduced values of Cgd.A second order numerical polynomial model is generated for all the RF responses as a function of geometrical and doping parameters.The simulation results are compared with this numerical model where the predicted values match with the simulated values.
引用
收藏
页码:34 / 44
页数:11
相关论文
共 50 条
  • [21] Investigation of localized versus uniform strain as a performance booster in InAs Tunnel-FETs
    Conzatti, F.
    Pala, M. G.
    Esseni, D.
    Bano, E.
    SOLID-STATE ELECTRONICS, 2013, 88 : 49 - 53
  • [22] SPICE Modeling of Double-Gate Tunnel-FETs Including Channel Transports
    Zhang, Lining
    Chan, Mansun
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2014, 61 (02) : 300 - 307
  • [23] Physical and analytical modeling of drain current of double-gate heterostructure tunnel FETs
    Keighobadi, D.
    Mohammadi, S.
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2019, 34 (01)
  • [24] Conformal Mapping Based DC Current Model For Double Gate Tunnel FETs
    Biswas, Arnab
    De Michielis, Luca
    Alper, Cem
    Ionescu, Adrian M.
    2014 15TH INTERNATIONAL CONFERENCE ON ULTIMATE INTEGRATION ON SILICON (ULIS), 2014, : 85 - 88
  • [25] Device Improvement and Circuit Performance Evaluation of complete SiGe Double Gate Tunnel FETs
    Ghosh, Bahniman
    Mishra, Rahul
    16TH INTERNATIONAL WORKSHOP ON PHYSICS OF SEMICONDUCTOR DEVICES, 2012, 8549
  • [26] 2-D Physics-Based Compact DC Modeling of Double-Gate Tunnel-FETs
    Horst, Fabian
    Farokhnejad, Atieh
    Zhao, Qing-Tai
    Iniguez, Benjamin
    Kloes, Alexander
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2019, 66 (01) : 132 - 138
  • [27] Drain Current Model for Double Gate Tunnel-FETs with InAs/Si Heterojunction and Source-Pocket Architecture
    Lu, Hongliang
    Lu, Bin
    Zhang, Yuming
    Zhang, Yimen
    Lv, Zhijun
    NANOMATERIALS, 2019, 9 (02)
  • [28] An analytical charge-based capacitance model for double-gate tunnel FETs
    Gholizadeh, Mahdi
    Zare, Malihe
    Hosseini, Seyed Ebrahim
    SUPERLATTICES AND MICROSTRUCTURES, 2021, 152
  • [29] Implementing Logic Functions Using Independently-Controlled Gate in Double-Gate Tunnel FETs: Investigation and Analysis
    Garg, Shelly
    Saurabh, Sneh
    IEEE ACCESS, 2019, 7 : 117591 - 117599
  • [30] Double-Gate Ge, In As-based Tunnel FETs with Enhanced ON-current
    Gopi, Chebrolu
    Chauhan, Sudakar Singh
    2016 INTERNATIONAL CONFERENCE ON COMMUNICATION AND SIGNAL PROCESSING (ICCSP), VOL. 1, 2016, : 639 - 641