A fully-differential phase-locked loop frequency synthesizer for 60-GHz wireless communication

被引:0
|
作者
况立雪 [1 ]
池保勇 [1 ]
陈磊 [1 ]
贾雯 [2 ]
王志华 [1 ]
机构
[1] Institute of Microelectronics,Tsinghua University
[2] Research Institute of Tsinghua University in
关键词
D O I
暂无
中图分类号
TN74 [频率合成技术、频率合成器]; TN928 [波导通信、毫米波通信];
学科分类号
摘要
A 40-GHz phase-locked loop(PLL) frequency synthesizer for 60-GHz wireless communication applications is presented. The electrical characteristics of the passive components in the VCO and LO buffers are accurately extracted with an electromagnetic simulator HFSS. A differential tuning technique is utilized in the voltage controlled oscillator(VCO) to achieve higher common-mode noise rejection and better phase noise performance. The VCO and the divider chain are powered by a 1.0 V supply while the phase-frequency detector(PFD)and the charge pump(CP) are powered by a 2.5 V supply to improve the linearity. The measurement results show that the total frequency locking range of the frequency synthesizer is from 37 to 41 GHz, and the phase noise from a 40 GHz carrier is –97.2 dBc/Hz at 1 MHz offset. Implemented in 65 nm CMOS, the synthesizer consumes a DC power of 62 m W, including all the buffers.
引用
收藏
页码:66 / 71
页数:6
相关论文
共 50 条
  • [1] A fully-differential phase-locked loop frequency synthesizer for 60-GHz wireless communication
    况立雪
    池保勇
    陈磊
    贾雯
    王志华
    Journal of Semiconductors, 2014, (12) : 66 - 71
  • [2] A fully-differential phase-locked loop frequency synthesizer for 60-GHz wireless communication
    Kuang Lixue
    Chi Baoyong
    Chen Lei
    Jia Wen
    Wang Zhihua
    JOURNAL OF SEMICONDUCTORS, 2014, 35 (12)
  • [3] A 24-GHz Fully Integrated Phase-Locked Loop for 60-GHz Beamforming
    Zhou, Chunyuan
    Zhang, Lei
    Yang, Dongxu
    Wang, Yan
    Yu, Zhiping
    Qian, He
    2012 IEEE 11TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT-2012), 2012, : 1415 - 1418
  • [4] A 2-GHz 6.1-mA fully-differential CMOS phase-locked loop
    Zhang, Li
    Chi, Baoyong
    Wang, Zhihua
    Chen, Hongyi
    Yao, Jinke
    Wu, Ende
    2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 2447 - +
  • [5] Fractional phase-locked loop frequency synthesizer
    Stork, M
    Kaspar, P
    SCS 2003: INTERNATIONAL SYMPOSIUM ON SIGNALS, CIRCUITS AND SYSTEMS, VOLS 1 AND 2, PROCEEDINGS, 2003, : 129 - 132
  • [6] A 2 GHz phase-locked loop frequency synthesizer with on-chip VCO
    Ahola, R
    Vikla, J
    Lindfors, S
    Routama, J
    Halonen, K
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 1999, 18 (01) : 43 - 54
  • [7] A 2 GHz Phase-Locked Loop Frequency Synthesizer with On-Chip VCO
    Rami Ahola
    Jyrki Vikla
    Saska Lindfors
    Jarkko Routama
    Kari Halonen
    Analog Integrated Circuits and Signal Processing, 1999, 18 : 43 - 54
  • [8] A 1.5-1.9GHz PHASE-LOCKED LOOP (PLL) FREQUENCY SYNTHESIZER WITH AFC AND Σ-Δ MODULATOR FOR SUB-GHZ WIRELESS TRANSCEIVER
    Jin, Zongming
    Yu, Xiaobao
    Han, Siyang
    Song, Ying
    Wang, Ziqiang
    Wen, Jia
    Chi, Baoyong
    2014 12TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2014,
  • [9] A 60-GHz Digital Sub-Sampling Integer-N Phase-Locked Loop
    Rong, Chao
    Mondal, Susnata
    Carley, L. Richard
    Paramesh, Jeyanandh
    PROCEEDINGS OF THE 2020 IEEE TEXAS SYMPOSIUM ON WIRELESS AND MICROWAVE CIRCUITS AND SYSTEMS (WMCS), 2020,
  • [10] 45 GHz highly integrated phase-locked loop frequency synthesizer in SiGe bipolar technology
    Ritzberger, G
    Böck, J
    Scholtz, AL
    2002 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM DIGEST, VOLS 1-3, 2002, : 831 - 834