Low temperature Sn-rich Au–Sn wafer-level bonding

被引：0
|
作者：
方志强 [1 ,2 ]
毛旭 [1 ,2 ]
杨晋玲 [1 ,2 ]
杨富华 [1 ]
机构：
[1] Research Center of Engineering for Semiconductor Integrated Technology,Institute of Semiconductors,Chinese Academy of Sciences
[2] State Key Laboratory of Transducer
来源：
Journal of Semiconductors | 2013年 / 34卷 / 10期
关键词：
D O I：
暂无
中图分类号：
TG42 [焊接材料];
学科分类号：
摘要：
Sn-rich Au–Sn solder bonding has been systematically investigated for low cost and low temperature wafer-level packaging of high-end MEMS devices.The AuSn2 phase with the highest Vickers-hardness among the four stable intermetallic compounds of the Au–Sn system makes a major contribution to the high bonding shear strength.The maximum shear strength of 64 MPa and a leak rate lower than 4.9×10-7 atm·cc/s have been obtained for Au46Sn54 solder bonded at 310 ℃.This wafer-level low cost bonding technique with high bonding strength can be applied to MEMS devices requiring low temperature packaging.
引用
收藏
页码：165 / 168
页数：4
相关论文
共 50 条
  • [41] Wafer Level Hermetic Bonding Using Sn/In and Cu/Ti/Au Metallization
    Yu, Daquan
    Yan, Liling
    Lee, Chengkuo
    Choi, Won Kyoung
    Thew, Meei Ling
    Foo, Chin Keng
    Lau, John H.
    EPTC: 2008 10TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, VOLS 1-3, 2008, : 767 - 772
  • [42] Characterization and reliability study of low temperature hermetic wafer level bonding using In/Sn interlayer and Cu/Ni/Au metallization
    Yu, Da-Quan
    Lee, Chengkuo
    Yan, Li Ling
    Thew, Meei Ling
    Lau, John H.
    JOURNAL OF ALLOYS AND COMPOUNDS, 2009, 485 (1-2) : 444 - 450
  • [43] Characterization and reliability study of low temperature hermetic wafer level bonding using In/Sn interlayer and Cu/Ni/Au metallization
    Yu, Da-Quan
    Lee, Chengkuo
    Yan, Li Ling
    Thew, Meei Ling
    Lau, John H.
    Journal of Alloys and Compounds, 2009, 485 (1-2): : 444 - 450
  • [44] Low Temperature Bonding Using Sub-micron Au Particles for Wafer-level MEMS Packaging
    Ito, Shin
    Mizuno, Jun
    Ishida, Hiroyuki
    Ogashiwa, Toshinori
    Kanehira, Yukio
    Murai, Hiroshi
    Wakai, Fumihiro
    Shoji, Shuichi
    2012 2ND IEEE CPMT SYMPOSIUM JAPAN, 2012,
  • [45] Reversible wafer-level bonding at room temperature
    Zhang, WY
    Labukas, JP
    Tatic-Lucic, S
    Ferguson, GS
    TRANSDUCERS '05, DIGEST OF TECHNICAL PAPERS, VOLS 1 AND 2, 2005, : 924 - 927
  • [46] Wafer-level Cu-Sn micro-joints with high mechanical strength and low Sn overflow
    Duan, Ani
    Luu, Thi-Thuy
    Wang, Kaiying
    Aasmundtveit, Knut
    Hoivik, Nils
    JOURNAL OF MICROMECHANICS AND MICROENGINEERING, 2015, 25 (09)
  • [47] Microstructure and opto-electronic properties of Sn-rich Au-Sn diffusive solders
    Rerek, T.
    Skowronski, L.
    Kobierski, M.
    Naparty, M. K.
    Derkowska-Zielinska, B.
    APPLIED SURFACE SCIENCE, 2018, 451 : 32 - 39
  • [48] Wafer-level Au-Au bonding in the 350-450 °C temperature range
    Tofteberg, Hannah R.
    Schjolberg-Henriksen, Kari
    Fasting, Eivind J.
    Moen, Alexander S.
    Taklo, Maaike M. V.
    Poppe, Erik U.
    Simensen, Christian J.
    JOURNAL OF MICROMECHANICS AND MICROENGINEERING, 2014, 24 (08)
  • [49] Thin-Layer Au-Sn Solder Bonding Process for Wafer-Level Packaging, Electrical Interconnections and MEMS Applications
    Belov, N.
    Chou, T-K.
    Heck, J.
    Kornelsen, K.
    Spicer, D.
    Akhlaghi, S.
    Wang, M.
    Zhu, T.
    PROCEEDINGS OF THE 2009 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2009, : 128 - +
  • [50] Systematic characterization of key parameters of hermetic wafer-level Cu-Sn SLID bonding
    van de Wiel, H. J.
    Vardoy, A-S. B.
    Hayes, G.
    Kouters, M. H. M.
    van der Waal, A.
    Erinc, M.
    Lapadatu, A.
    Martinsen, S.
    Taklo, M. M. V.
    Fischer, H. R.
    2013 EUROPEAN MICROELECTRONICS PACKAGING CONFERENCE (EMPC), 2013,
12345