INTERCONNECT MATERIALS FOR VLSI CIRCUITS .3. MATERIALS FOR INTERCONNECT LINES

被引：0
|
作者：
PAULEAU, Y [1 ]
机构：
[1] CTR NATL ETUD TELECOMMUN,F-38240 MEYLAN,FRANCE
来源：
SOLID STATE TECHNOLOGY | 1987年 / 30卷 / 06期
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
97
引用
收藏
页码：101 / 105
页数：5
相关论文
共 50 条
  • [31] The mechanical behavior of interconnect materials for electronic packaging
    Frear, DR
    JOM-JOURNAL OF THE MINERALS METALS & MATERIALS SOCIETY, 1996, 48 (05): : 49 - 53
  • [32] Materials' impact on interconnect process technology and reliability
    Hussein, MA
    He, J
    IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2005, 18 (01) : 69 - 85
  • [33] Finite element modeling for interconnect materials and structures
    Bassman, L
    Pinsky, P
    Deal, M
    ADVANCED INTERCONNECTS AND CONTACT MATERIALS AND PROCESSES FOR FUTURE INTEGRATED CIRCUITS, 1998, 514 : 299 - 299
  • [34] Electrochemical Corrosion of Interconnect Materials by Residual Reductants
    Lai, Ming-Yan
    Song, Jenn-Ming
    Lin, Jing-Yuan
    2016 INTERNATIONAL CONFERENCE ON ELECTRONICS PACKAGING (ICEP), 2016, : 290 - 293
  • [35] Glass Sealants and Their Interaction Study with Interconnect Materials
    Singh, K.
    TRANSACTIONS OF THE INDIAN CERAMIC SOCIETY, 2012, 71 (04) : 203 - 206
  • [36] CMP for Cu Interconnect with Advanced Barrier Materials
    Wang, You
    Gage, Max
    Xu, Kun
    Wang, Yuchun
    Chen, Yufei
    Xia, Sherry
    Tu, Wen-chiang
    Karuppiah, Lakshmanan
    PROCESSING, MATERIALS, AND INTEGRATION OF DAMASCENE AND 3D INTERCONNECTS, 2010, 33 (12): : 147 - 155
  • [37] Advanced High Density Interconnect Materials and Techniques
    Wei, J.
    Nai, S. M. L.
    Ang, X. F.
    Yung, K. P.
    2009 INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING (ICEPT-HDP 2009), 2009, : 1203 - 1210
  • [38] Lead free interconnect materials for the electronics industry
    Napp, D
    SAMPE JOURNAL, 1996, 32 (02) : 59 - 65
  • [39] A comparison of various terminal-gate relationships for interconnect prediction in VLSI circuits
    Dambre, J
    Verplaetse, P
    Stroobandt, D
    Van Campenhout, J
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2003, 11 (01) : 24 - 34
  • [40] SPEED LIMITATIONS DUE TO INTERCONNECT TIME CONSTANTS IN VLSI INTEGRATED-CIRCUITS
    SINHA, AK
    COOPER, JA
    LEVINSTEIN, HJ
    ELECTRON DEVICE LETTERS, 1982, 3 (04): : 90 - 92
12345