SENSE AMPLIFIER DESIGN IS KEY TO 1 TRANSISTOR CELL IN 4,096-BIT RAM

被引:0
|
作者
KUO, C [1 ]
KITAGAWA, N [1 ]
WARD, E [1 ]
DRAYER, P [1 ]
机构
[1] TEXAS INSTR,DALLAS,TX 75222
来源
ELECTRONICS | 1973年 / 46卷 / 19期
关键词
DATA STORAGE; SEMICONDUCTOR;
D O I
暂无
中图分类号
学科分类号
摘要
A new 4,096-bit n-channel random-access memory has a unique design using a single-transistor memory cell (all others now available have three transistors per cell) that offers small cell size and chip area, high speed, and high yield at low cost. Key to implementing this simpler structure is a new on-chip sense amplifier that is capable of detecting the lower (200 millivolt) logic signals associated with one-transistor designs, thus overcoming a major hurdle in this approach to high-density, low-cost random-access memory development.
引用
收藏
页码:116 / 121
页数:6
相关论文
共 50 条
  • [21] A 4.5 NS ACCESS TIME 1KX4 BIT ECL RAM
    NOKUBO, J
    TAMURA, T
    NAKAMAE, M
    SHIRAKI, H
    IKUSHIMA, T
    AKASHI, T
    MAYUMI, H
    KUBOTA, T
    NAKAMURA, T
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1983, 18 (05) : 515 - 520
  • [22] A 3-NS GAAS 4KX1-BIT STATIC RAM
    YOKOYAMA, N
    ONODERA, H
    SHINOKI, T
    OHNISHI, H
    NISHI, H
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1985, 32 (09) : 1797 - 1801
  • [23] LATCHING-NODE CLOCK DESIGN IN HALF-VDD BIT-LINE CMOS SENSE AMPLIFIER.
    IBM technical disclosure bulletin, 1985, 28 (04): : 1716 - 1718
  • [24] Array Design of High-Density Emerging Memories Making Clamped Bit-Line Sense Amplifier Compatible with Dummy Cell Average Read Scheme
    Zhang, Ziyue
    Ohsawa, Takashi
    IEICE TRANSACTIONS ON ELECTRONICS, 2020, E103C (08) : 372 - 380
  • [25] Design of 3 bit/cell NAND Memory Array Based on Ferroelectric Field Effect Transistor
    Daimari, Albert
    Deori, Ankit Chakusaru
    Pawe, Arnab Ratna
    Baruah, Ratul Kumar
    PROCEEDINGS OF THE 37TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, VLSID 2024 AND 23RD INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS, ES 2024, 2024, : 125 - 128
  • [26] Performance Optimization of 1-bit Full Adder Cell based on CNTFET Transistor
    Ghabri, Houda
    Ben Issa, Dalenda
    Samet, Hekmet
    ENGINEERING TECHNOLOGY & APPLIED SCIENCE RESEARCH, 2019, 9 (06) : 4933 - 4936
  • [27] Survey of STT-MRAM Cell Design Strategies: Taxonomy and Sense Amplifier Tradeoffs for Resiliency
    Salehi, Soheil
    Fan, Deliang
    Demara, Ronald F.
    ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2017, 13 (03)
  • [28] New dynamic ternary sense amplifier for 1.5-bit/cell multi-level low-voltage CMOS drams
    Wu, Chung-Yu
    Yu-Yee, Liow
    Proceedings - IEEE International Symposium on Circuits and Systems, 1999, 1
  • [29] A new dynamic ternary sense amplifier for 1.5-bit/cell multi-level low-voltage CMOS DRAMS
    Wu, CY
    Yu-Yee, L
    ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1: VLSI, 1999, : 47 - 50
  • [30] 4-BIT MICROCONTROLLER SUPPORTS 16 KBYTES OF EPROM AND 1K NIBBLES OF STATIC RAM
    WEISS, R
    EDN, 1992, 37 (02) : 96 - &