SENSE AMPLIFIER DESIGN IS KEY TO 1 TRANSISTOR CELL IN 4,096-BIT RAM

被引:0
|
作者
KUO, C [1 ]
KITAGAWA, N [1 ]
WARD, E [1 ]
DRAYER, P [1 ]
机构
[1] TEXAS INSTR,DALLAS,TX 75222
来源
ELECTRONICS | 1973年 / 46卷 / 19期
关键词
DATA STORAGE; SEMICONDUCTOR;
D O I
暂无
中图分类号
学科分类号
摘要
A new 4,096-bit n-channel random-access memory has a unique design using a single-transistor memory cell (all others now available have three transistors per cell) that offers small cell size and chip area, high speed, and high yield at low cost. Key to implementing this simpler structure is a new on-chip sense amplifier that is capable of detecting the lower (200 millivolt) logic signals associated with one-transistor designs, thus overcoming a major hurdle in this approach to high-density, low-cost random-access memory development.
引用
收藏
页码:116 / 121
页数:6
相关论文
共 50 条
  • [1] 4,096-BIT MEMORIES POSE TEST WOES
    RILEY, WB
    ELECTRONICS, 1973, 46 (26): : 65 - &
  • [2] MICROPROGRAMING MADE EASY - WITH A 4,096-BIT BIPOLAR ROM
    SIRKIN, S
    BAKER, O
    DAVIDOW, W
    ALLISON, D
    ELECTRONICS, 1971, 44 (06): : 64 - &
  • [3] CHECK LIST FOR 4,096-BIT RAMS FLAGS POTENTIAL PROBLEMS IN MEMORY DESIGN
    FOSS, RC
    HARLAND, R
    ROBERTS, JA
    ELECTRONICS, 1976, 49 (18): : 103 - 107
  • [4] NEW 4,096-BIT MOS CHIP IS HEART OF FAST, COMPACT COMPUTER MEMORY
    BAYLISS, J
    FREEMAN, J
    JOHNSTON, R
    ELECTRONICS, 1972, 45 (26): : 97 - &
  • [5] BIT SWITCH DRIVE FOR A FOUR-TRANSISTOR SENSE AMPLIFIER.
    Anon
    IBM technical disclosure bulletin, 1985, 28 (02): : 632 - 633
  • [6] Fast Low Power 4 Transistor 4 Memristor Sense Amplifier
    Zhang, Bolin
    Li, Lei
    Pan, Nan
    Li, Shuo
    Gao, Sen
    2022 9TH INTERNATIONAL FORUM ON ELECTRICAL ENGINEERING AND AUTOMATION, IFEEA, 2022, : 151 - 154
  • [7] Yield and matching implications for static RAM memory array sense-amplifier design
    Lovett, SJ
    Gibbs, GA
    Pancholy, A
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2000, 35 (08) : 1200 - 1204
  • [8] DESIGN OF GAAS 1K BIT STATIC RAM
    INO, M
    TOGASHI, M
    HIRAYAMA, M
    KURUMADA, K
    OHMORI, M
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1984, 31 (09) : 1139 - 1144
  • [9] Design on Multi-bit Adder Using Sense Amplifier-Based Pass Transistor Logic for Near-Threshold Voltage Operation
    Dang, Fangyuan
    Wang, Yuan
    Liu, Yuequan
    Jia, Song
    Zhang, Xing
    PROCEEDINGS OF 2015 IEEE 11TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2015,
  • [10] DESIGN OF 4KX1-BIT JOSEPHSON RAM USING CAPACITIVELY COUPLED CELLS
    SUZUKI, H
    HASUO, S
    IEICE TRANSACTIONS ON COMMUNICATIONS ELECTRONICS INFORMATION AND SYSTEMS, 1991, 74 (04): : 859 - 867