Ultra-Low Power Successive Approximation Analog-to-Digital Converter Using Emerging Tunnel Field Effect Transistor Technology

被引:8
|
作者
Lin, Jie [1 ]
Yuan, Jiann-Shiun [1 ]
机构
[1] Univ Cent Florida, Dept Elect & Comp Engn, Orlando, FL 32816 USA
关键词
Analog-to-Digital Converter (ADC); Successive-Approximation Register (SAR); Temperature-Stability; Tunnel FET (TFET); Ultra-Low-Power;
D O I
10.1166/jolpe.2016.1445
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper explores advantages of tunnel field effect transistor (TFET) analog-to-digital converters (ADCs) on energy efficiency and temperature stability. A fully-differential SAR ADC is designed using 20 nm TFET technology with doubled input swing and controlled comparator input common-mode voltage. Simulation results show that under V-DD of 0.1 V the ADC is able to achieve an energy of 0.1 pJ, which is one-to three-orders of magnitude lower than that of most fabricated CMOS ADCs. The temperature variation of ENOB and energy of the ADC ranging from -55 degrees C to 125 degrees C are 24% and 31.5%, respectively. Also, The SAR ADC has the maximum + 0.1/-0.2 LSB DNL and + 0.4/-0.3 LSB INL.
引用
收藏
页码:218 / 226
页数:9
相关论文
共 50 条
  • [31] A 54.2 μW 5 MSps 9-bit ultra-low energy analog-to-digital converter in 180 nm technology
    Rabuske, Taimur Gibran
    Nooshabadi, Saeid
    Rodrigues, Cesar Ramos
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2012, 72 (01) : 37 - 46
  • [32] A 54.2 μW 5 MSps 9-bit ultra-low energy analog-to-digital converter in 180 nm technology
    Taimur Gibran Rabuske
    Saeid Nooshabadi
    Cesar Ramos Rodrigues
    Analog Integrated Circuits and Signal Processing, 2012, 72 : 37 - 46
  • [33] High-resolution calibrated successive-approximation-register analog-to-digital converter
    Cao, Chao
    Guo, Haijun
    INTEGRATION-THE VLSI JOURNAL, 2022, 87 : 205 - 210
  • [34] An Ultra-Low Power Charge Redistribution Successive Approximation Register A/D Converter for Biomedical Applications
    Koppa, Santosh
    Mohandesi, Manouchehr
    John, Eugene
    JOURNAL OF LOW POWER ELECTRONICS, 2016, 12 (04) : 385 - 393
  • [35] CMOS active pixel sensor with on-chip successive approximation analog-to-digital converter
    Zhou, ZM
    Pain, B
    Fossum, ER
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1997, 44 (10) : 1759 - 1763
  • [36] Low Energy and Area Efficient Nonbinary Capacitor Array Based Successive Approximation Register Analog-to-Digital Converter
    Jagadish, D. N.
    Bhat, M. S.
    JOURNAL OF LOW POWER ELECTRONICS, 2015, 11 (03) : 436 - 443
  • [37] A low power pipelined analog-to-digital converter using series sampling capacitors
    Cho, SH
    Ock, S
    Lee, SH
    Lee, JS
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 6178 - 6181
  • [38] An Ultra-low Power and Area Efficient 10 bit Digital to Analog Converter Architecture
    Sharuddin, Iffa Binti
    Lee, L.
    2014 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS (ICSE), 2014, : 305 - 308
  • [39] Vertical Slit Field Effect Transistor in Ultra-Low Power Applications
    Qiu, Xiang
    Marek-Sadowska, Malgorzata
    Maly, Wojciech
    2012 13TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2012, : 384 - 390
  • [40] Low Power-Variable Resolution Analog-to-Digital Converter
    Varshney, Saloni
    Goswami, Manish
    Singh, B. R.
    Srivastava, A.
    JOURNAL OF LOW POWER ELECTRONICS, 2014, 10 (02) : 236 - 246