A Low-Power Baseband Filter Based on a 1.2-V 65-nm CMOS Bulk-Driven Linear Tunable Transconductor

被引:0
作者
Sanchez-Rodriguez, T. [1 ]
Galan, J. [1 ]
Munoz, F. [2 ]
Carvajal, R. G. [2 ]
机构
[1] Univ Huelva, Dept Ingn Elect Sistemas Informat & Automat, E-21071 Huelva, Spain
[2] Univ Seville, Dept Ingn Elect, E-41092 Seville, Spain
关键词
Transconductor; Low Power; Low Voltage; Bulk-Driven; G(m)-C Filter;
D O I
10.1166/jolpe.2016.1440
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A fourth-order Butterworth G(m)-C low-pass filter based on a low-voltage tunable CMOS transconductor using a bulk-driven gain-enhancement scheme is presented. This scheme uses a local feedback auxiliary amplifier to increase the effective gain of the cascode transistors and linearize the drain voltage of the input transistors biased in the triode region. The auxiliary amplifier uses the bulk terminals as inputs and its biasing current allows tuning the transconductance. The transconductor has been designed in a 65-nm CMOS technology with a 1.2 V supply voltage. As an application, a 1 MHz low-pass filter has been designed and fabricated in the same technology. The measured total harmonic distortion of the filter for a 300 mVpp output signal of 100 kHz is -43 dB. The filter occupies 0.15 mm(2) and consumes a power of 1.5 mW. Tuning capabilities are also shown.
引用
收藏
页码:234 / 241
页数:8
相关论文
共 41 条
  • [31] Low-power, latch-based multistage time-to-digital converter in 65nm CMOS technology
    Razmdideh, Ramin
    Saneei, Mohsen
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2018, 46 (06) : 1264 - 1271
  • [32] A 60-GHz 3.0-Gb/s Spectrum Efficient BPOOK Transceiver for Low-Power Short-Range Wireless in 65-nm CMOS
    Wang, Yun
    Liu, Bangan
    Wu, Rui
    Liu, Hanli
    Narayanan, Aravind Tharayil
    Pang, Jian
    Li, Ning
    Yoshioka, Toru
    Terashima, Yuki
    Zhang, Haosheng
    Tang, Dexian
    Katsuragi, Makihiko
    Lee, Daeyoung
    Choi, Sungtae
    Okada, Kenichi
    Matsuzawa, Akira
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2019, 54 (05) : 1363 - 1374
  • [33] A Low-Power Cell-Based-Design Multi-Port Register File in 65nm CMOS Technology
    Uhlig, Johannes
    Hoeppner, Sebastian
    Ellguth, Georg
    Schueffny, Rene
    2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 313 - 316
  • [34] A 55-64-GHz Low-Power Small-Area LNA in 65-nm CMOS With 3.8-dB Average NF and ∼12.8-dB Power Gain
    Yaghoobi, Majid
    Yavari, Mohammad
    Kashani, Milad Haghi
    Ghafoorifard, Hassan
    Mirabbasi, Shahriar
    IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2019, 29 (02) : 128 - 130
  • [35] A low-power, wideband-tunable, nano-dimension based CMOS LC ladder filter designed using GmC
    Mittal, Nupur
    Khan, Imran Ullah
    Misra, Neeraj Kumar
    INTERNATIONAL JOURNAL OF NANO DIMENSION, 2023, 14 (03) : 238 - 256
  • [36] Design and verification of a 10-bit 1.2-V 100-MSPS D/A IP core based on a 0.13-μm low power CMOS process
    徐步陆
    邵博闻
    林霞
    易伟
    刘芸
    半导体学报, 2010, 31 (09) : 99 - 103
  • [37] A 0.25-V 22-nS symmetrical bulk-driven OTA for low-frequency Gm-C applications in 130-nm digital CMOS process
    Colletta, Gustavo D.
    Ferreira, Luis H. C.
    Pimenta, Tales C.
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2014, 81 (02) : 377 - 383
  • [38] Design and verification of a 10-bit 1.2-V 100-MSPS D/A IP core based on a 0.13-mu m low power CMOS process
    Xu Bulu
    Shao Bowen
    Lin Xia
    Yi Wei
    Liu Yun
    JOURNAL OF SEMICONDUCTORS, 2010, 31 (09)
  • [39] A Low Power, Low Phase Noise, 11.8 GHz LC-VCO in 65 nm CMOS for 5G NR Based C-V2X Applications
    Kayanselcuk, Toprak
    Zencir, Ertan
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2022, 31 (08)
  • [40] Low-Power Floating-Point Adaptive-CORDIC-Based FFT Twiddle Factor on 65-nm Silicon-on-Thin-BOX (SOTB) With Back-Gate Bias
    Trong-Thuc Hoang
    Xuan-Thuan Nguyen
    Duc-Hung Le
    Cong-Kha Pham
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2019, 66 (10) : 1723 - 1727