A Low-Power Baseband Filter Based on a 1.2-V 65-nm CMOS Bulk-Driven Linear Tunable Transconductor

被引:0
作者
Sanchez-Rodriguez, T. [1 ]
Galan, J. [1 ]
Munoz, F. [2 ]
Carvajal, R. G. [2 ]
机构
[1] Univ Huelva, Dept Ingn Elect Sistemas Informat & Automat, E-21071 Huelva, Spain
[2] Univ Seville, Dept Ingn Elect, E-41092 Seville, Spain
关键词
Transconductor; Low Power; Low Voltage; Bulk-Driven; G(m)-C Filter;
D O I
10.1166/jolpe.2016.1440
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A fourth-order Butterworth G(m)-C low-pass filter based on a low-voltage tunable CMOS transconductor using a bulk-driven gain-enhancement scheme is presented. This scheme uses a local feedback auxiliary amplifier to increase the effective gain of the cascode transistors and linearize the drain voltage of the input transistors biased in the triode region. The auxiliary amplifier uses the bulk terminals as inputs and its biasing current allows tuning the transconductance. The transconductor has been designed in a 65-nm CMOS technology with a 1.2 V supply voltage. As an application, a 1 MHz low-pass filter has been designed and fabricated in the same technology. The measured total harmonic distortion of the filter for a 300 mVpp output signal of 100 kHz is -43 dB. The filter occupies 0.15 mm(2) and consumes a power of 1.5 mW. Tuning capabilities are also shown.
引用
收藏
页码:234 / 241
页数:8
相关论文
共 41 条
  • [21] Electronically controlled voltage mode first order multifunction filter using low-voltage low-power bulk-driven OTAs
    Jaikla, Winai
    Talabthong, Pruedchawat
    Siripongdee, Surapong
    Supavarasuwat, Piya
    Suwanjan, Peerawut
    Chaichana, Amornchai
    MICROELECTRONICS JOURNAL, 2019, 91 : 22 - 35
  • [22] A 0.007 mm2 0.6 V 6 MS/s Low-Power Double Rail-to-Rail SAR ADC in 65-nm CMOS
    Jo, Yong-Jun
    Kim, Ju Eon
    Baek, Kwang-Hyun
    Kim, Tony Tae-Hyoung
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2021, 68 (09) : 3088 - 3092
  • [23] A Low Power 100-Gb/s PAM-4 Driver with Linear Distortion Compensation in 65-nm CMOS
    Meng, Xiangyu
    Wei, Kangfeng
    Yu, Zhiyi
    Cai, Xinlun
    IEICE TRANSACTIONS ON ELECTRONICS, 2023, E106C (01) : 7 - 13
  • [24] A 1.2V-to-0.4V 3.2GHz-to-14.3MHz Power-Efficient 3-Port Register File in 65-nm CMOS
    Sarfraz, Khawar
    Chan, Mansun
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2017, 64 (02) : 360 - 372
  • [25] Optimization for offset and kickback-noise in novel CMOS double-tail dynamic comparator: A low-power, high-speed design approach using bulk-driven load
    Dubey, Avaneesh K.
    Nagaria, R. K.
    MICROELECTRONICS JOURNAL, 2018, 78 : 1 - 10
  • [26] A Low-Power 4-bit 20-MS/s Flash ADC in 65-nm CMOS With Rail-to-Rail Comparators
    dos Santos, Tawan Chrysther
    Girardi, Alessandro G.
    de Aguirre, Paulo Cesar C.
    2024 ARGENTINE CONFERENCE ON ELECTRONICS, CAE, 2024, : 103 - 108
  • [27] A 17-to-24 GHz Low-Power Variable-Gain Low-Noise Amplifier in 65-nm CMOS for Phased-Array Receivers
    Majid Yaghoobi
    Mohammad Yavari
    Hassan Ghafoorifard
    Circuits, Systems, and Signal Processing, 2019, 38 : 5448 - 5466
  • [28] A low-power time-domain VCO-based ADC in 65 nm CMOS附视频
    王陈銮
    刁盛锡
    林福江
    Journal of Semiconductors, 2014, (10) : 144 - 149
  • [29] A 17-to-24 GHz Low-Power Variable-Gain Low-Noise Amplifier in 65-nm CMOS for Phased-Array Receivers
    Yaghoobi, Majid
    Yavari, Mohammad
    Ghafoorifard, Hassan
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2019, 38 (12) : 5448 - 5466
  • [30] A 180-nm 1.2-V LO Divider with Quadrature Phase Generation for Low-Power 868-915 MHz SRD-Band Applications
    Schumacher, Tim
    Pretl, Harald
    2018 26TH AUSTROCHIP WORKSHOP ON MICROELECTRONICS (AUSTROCHIP), 2018, : 38 - 41