OPTIMAL SORTING ALGORITHMS ON BUS-CONNECTED PROCESSOR ARRAYS

被引:0
|
作者
NAKANO, K
机构
关键词
SORTING; PARALLEL ALGORITHM; PROCESSOR ARRAY; BUS;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents a parallel sorting algorithm which sorts n elements in O(n/w + n log n/p) time using p(less-than-or-equal-to n) processors arranged in a 1-dimensional grid with w (less-than-or-equal-to n1-epsilon) buses for every fixed epsilon > 0. Furthermore, it is shown that n X p elements can be sorted in O(n/w + n log n/p) time on p x p (p less-than-or-equal-to n) processors arranged in a 2-dimensional grid with w(less-than-or-equal-to n1-epsilon) buses in each column and in each row. These algorithms are optimal because their time complexities are equal to the lower bounds.
引用
收藏
页码:2008 / 2015
页数:8
相关论文
共 50 条
  • [1] Processor-programmable memory BIST for bus-connected embedded memories
    Tsai, CH
    Wu, CW
    PROCEEDINGS OF THE ASP-DAC 2001: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2001, 2001, : 325 - 330
  • [2] OPTIMAL ROUTING ALGORITHMS FOR MESH-CONNECTED PROCESSOR ARRAYS
    RAJASEKARAN, S
    TSANTILAS, T
    ALGORITHMICA, 1992, 8 (01) : 21 - 38
  • [3] 2 NEARLY OPTIMAL SORTING ALGORITHMS FOR MESH-CONNECTED PROCESSOR ARRAYS USING SHEAR-SORT
    SCHERSON, ID
    SEN, S
    MA, Y
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 1989, 6 (01) : 151 - 165
  • [4] PROCESSOR-TIME OPTIMAL PARALLEL ALGORITHMS FOR DIGITIZED IMAGES ON MESH-CONNECTED PROCESSOR ARRAYS
    ALNUWEIRI, HM
    KUMAR, VKP
    ALGORITHMICA, 1991, 6 (05) : 698 - 733
  • [5] SORTING AND COMPUTING CONVEX HULLS ON PROCESSOR ARRAYS WITH RECONFIGURABLE BUS SYSTEMS
    CHEN, GH
    WANG, BF
    INFORMATION SCIENCES, 1993, 72 (03) : 191 - 206
  • [6] The bus-connected ringed tree: A versatile interconnection network
    Dighe, OM
    Vaidyanathan, R
    Zheng, SQ
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 1996, 33 (02) : 189 - 196
  • [7] Quantized load distribution for tree and bus-connected processors
    Barlas, G
    Veeravalli, B
    PARALLEL COMPUTING, 2004, 30 (07) : 841 - 865
  • [8] Comprehensive DDF Link Protection with a Bus-connected SIEPON Architecture
    Hwang, I-Shyan
    Pakpahan, Andrew Fernando
    2016 INTERNATIONAL COMPUTER SYMPOSIUM (ICS), 2016, : 177 - 181
  • [9] Parallel reconfiguration algorithms for mesh-connected processor arrays
    Wu, Jigang
    Jiang, Guiyuan
    Shen, Yuze
    Lam, Siew-Kei
    Sun, Jizhou
    Srikanthan, Thambipillai
    JOURNAL OF SUPERCOMPUTING, 2014, 69 (02): : 610 - 628
  • [10] Parallel reconfiguration algorithms for mesh-connected processor arrays
    Jigang Wu
    Guiyuan Jiang
    Yuze Shen
    Siew-Kei Lam
    Jizhou Sun
    Thambipillai Srikanthan
    The Journal of Supercomputing, 2014, 69 : 610 - 628