CELL DESIGNER - AN AUTOMATIC PLACEMENT AND ROUTING TOOL FOR THE MIXED DESIGN OF MACRO AND STANDARD CELLS

被引:0
|
作者
BAEK, YS
CHEON, BY
KIM, KS
LEE, HC
LEE, CD
机构
关键词
VLSI/CAD; LAYOUT; PLACEMENT; ROUTING; MACRO CELL; STANDARD CELL;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, we propose a new algorithm for the problem of floorplanning of the mixed design of macro and standard cells. The proposed algorithm which is based on partitioning and slicing approach, uses a modified min-cut bipartitioning heuristic, The heuristic bipartitions a block of a mixture of macro and standard cells to minimize the netcut, which are the number of nets connecting both sub-blocks, with size constraints. A sub-block is a resulting descendant block. Before starting the bipartitioning of the block, the macro cell with the longest side in the block is selected first. Using edges of the selected macro cell, bipartitionings are performed twice fixing the location of the macro cell on one of 4 corners of the block with its rotation and reflection. Bipartitioning of blocks is repeated until each block has either a macro cell or standard cells without macro cells. As a result of bipartitioning, a slicing tree is constructed. Using the proposed floorplan algorithm, we developed an automatic placement and routing tool, Cell Designer, for the mixed design of macro and standard cells. According to the floorplanner, macro cells are placed and standard cells are grouped into standard cell blocks. Standard cells are placed and routed within estimated area of block using conventional tools. They form a fixed-shaped block like a macro cell. Interconnections between the two adjacent blocks are performed with a conventional channel router. The channels and the order of channel routing are determined following the hierarchy of the slicing tree. Cell Designer has a dedicated graphics editor to provide interactive services to users. Experimental results on well-known benchmark data are shown.
引用
收藏
页码:224 / 232
页数:9
相关论文
共 16 条
  • [1] A Force Directed Macro Cell Placement Tool
    Samaranayake, Meththa
    Ji, Helen
    Ainscough, John
    WORLD CONGRESS ON ENGINEERING 2009, VOLS I AND II, 2009, : 474 - 479
  • [2] Impact of Double-Row Height Standard Cells on Placement and Routing
    Lin, Rung-Bin
    Chiang, Yu-Xiang
    PROCEEDINGS OF THE 2019 20TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2019, : 317 - 322
  • [3] An Automatic Placement and Routing Methodology for Asynchronous SFQ Circuit Design
    Nath, Sagnik
    English, Kurt
    Derrickson, Alex
    Haslam, Andrew
    Mcdonald, John
    IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2020, 30 (03)
  • [4] Congestion driven placement for VLSI standard cell design
    Areibi, S
    Yang, Z
    ICM 2003: PROCEEDINGS OF THE 15TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2003, : 304 - 307
  • [5] Placement Legalization Amenable to Mixed-cell-height Standard Cells Integrating into State-of-the-art Commercial EDA Tool
    Kim, Hwapyong
    Kim, Taewhan
    PROCEEDINGS OF THE GREAT LAKES SYMPOSIUM ON VLSI 2023, GLSVLSI 2023, 2023, : 321 - 326
  • [6] Mixed-Cell-Height Standard Cell Placement Legalization
    Hung, Chung-Yao
    Chou, Peng-Yi
    Mak, Wai-Kei
    PROCEEDINGS OF THE GREAT LAKES SYMPOSIUM ON VLSI 2017 (GLSVLSI' 17), 2017, : 149 - 154
  • [7] An ILP formulation for minimizing the number of feedthrough cells in a standard cell placement
    Yan, JT
    VLSI DESIGN, 1999, 10 (02) : 169 - 176
  • [8] A new hierarchical algorithm for transistor placement in CMOS macro cell design
    Sadakane, T
    Nakao, H
    Terai, M
    Okazaki, K
    Ohkura, I
    ELECTRONICS AND COMMUNICATIONS IN JAPAN PART III-FUNDAMENTAL ELECTRONIC SCIENCE, 2000, 83 (11): : 96 - 105
  • [9] Automatic Standard Cell Layout Generator Integrated with Design Expertise
    Lei, Yuan
    Ma, Chenyue
    Yan, Beiping
    2024 INTERNATIONAL SYMPOSIUM OF ELECTRONICS DESIGN AUTOMATION, ISEDA 2024, 2024, : 59 - 63
  • [10] Non-overlapping placement of macro cells based on reinforcement learning in chip design
    Yu, Tao
    Gao, Peng
    Wang, Fei
    Yuan, Ru-Yue
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2024, : 1159 - 1170