共 16 条
- [1] A Force Directed Macro Cell Placement Tool WORLD CONGRESS ON ENGINEERING 2009, VOLS I AND II, 2009, : 474 - 479
- [2] Impact of Double-Row Height Standard Cells on Placement and Routing PROCEEDINGS OF THE 2019 20TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2019, : 317 - 322
- [4] Congestion driven placement for VLSI standard cell design ICM 2003: PROCEEDINGS OF THE 15TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2003, : 304 - 307
- [5] Placement Legalization Amenable to Mixed-cell-height Standard Cells Integrating into State-of-the-art Commercial EDA Tool PROCEEDINGS OF THE GREAT LAKES SYMPOSIUM ON VLSI 2023, GLSVLSI 2023, 2023, : 321 - 326
- [6] Mixed-Cell-Height Standard Cell Placement Legalization PROCEEDINGS OF THE GREAT LAKES SYMPOSIUM ON VLSI 2017 (GLSVLSI' 17), 2017, : 149 - 154
- [8] A new hierarchical algorithm for transistor placement in CMOS macro cell design ELECTRONICS AND COMMUNICATIONS IN JAPAN PART III-FUNDAMENTAL ELECTRONIC SCIENCE, 2000, 83 (11): : 96 - 105
- [9] Automatic Standard Cell Layout Generator Integrated with Design Expertise 2024 INTERNATIONAL SYMPOSIUM OF ELECTRONICS DESIGN AUTOMATION, ISEDA 2024, 2024, : 59 - 63