4 GB/S ECL GATE MASTERSLICE

被引：0
|
作者：
TAMAMURA, M
EMORI, S
WATANABE, Y
SHIMOTSUHAMA, I
KIKUCHI, N
ISHIBASHI, W
TACHIBANA, K
机构：
来源：
PROCEEDINGS OF THE IEEE 1989 CUSTOM INTEGRATED CIRCUITS CONFERENCE | 1989年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：397 / 400
页数：4
相关论文
共 50 条
  • [21] A BIPOLAR 2500-GATE SUB-NANOSECOND MASTERSLICE LSI
    NAKAYA, M
    KATO, S
    TSUKAMOTO, K
    SAKURAI, H
    KONDO, T
    HORIBA, Y
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1981, 16 (05) : 558 - 562
  • [22] A BIPOLAR 18K-GATE VARIABLE SIZE CELL MASTERSLICE
    NISHIMURA, T
    SATO, H
    TATSUKI, M
    HIRAO, T
    KURAMITSU, Y
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1986, 21 (05) : 727 - 732
  • [23] Memory property of a feedback ECL memory-gate and ECL shifting counter
    College of Electronic Engineering, Heilongjiang University, Harbin 150080, China
    不详
    Pan Tao Ti Hsueh Pao, 2006, 12 (2184-2189):
  • [24] 4GB/S GAAS GATE ARRAYS WITH 0.5-MU-M WSI-GATE MESFET TECHNOLOGY
    HIRAYAMA, H
    SAITO, H
    KISHI, K
    HOSONO, Y
    TSUCHIYA, T
    SETOYAMA, Y
    KANAMORI, M
    TANAKA, Y
    UETAKE, K
    FURUTSUKA, T
    GAAS IC SYMPOSIUM /: TECHNICAL DIGEST 1989, 1989, : 325 - 328
  • [25] Optical Demultiplexing of 320 Gb/s to 8 x 40 Gb/s in Single Parametric Gate
    Bres, Camille-Sophie
    Wiberg, Andreas O. J.
    Kuo, Bill P. -P.
    Chavez-Boggio, Jose M.
    Marki, Christopher F.
    Alic, Nikola
    Radic, Stojan
    JOURNAL OF LIGHTWAVE TECHNOLOGY, 2010, 28 (04) : 434 - 442
  • [26] 1500 GATE, RANDOM LOGIC, LARGE-SCALE INTEGRATED (LSI) MASTERSLICE
    BLUMBERG, RJ
    BRENNER, S
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1979, 14 (05) : 818 - 822
  • [27] AN ECL 5000-GATE GATE ARRAY WITH 190-PS GATE DELAY
    TATSUKI, M
    KATO, S
    OKABE, M
    YAKUSHIJI, H
    KURAMITSU, Y
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1986, 21 (02) : 234 - 239
  • [28] A 90PS-35K GATE ECL GATE ARRAY
    TAGO, S
    UMEKI, Y
    KOBAYASHI, M
    KURASHIMA, Y
    KANO, I
    NEC RESEARCH & DEVELOPMENT, 1989, (95): : 26 - 30
  • [29] HANDLING THE POWER DISSIPATION OF ECL GATE ARRAYS
    BANERJEE, B
    VLSI SYSTEMS DESIGN, 1987, 8 (01): : 40 - &
  • [30] COMPUTER OPTIMIZATION OF TRANSIENT RESPONSE OF AN ECL GATE
    RUSSO, PM
    ROHRER, RA
    IEEE TRANSACTIONS ON CIRCUIT THEORY, 1971, CT18 (01): : 197 - &
12345