4 GB/S ECL GATE MASTERSLICE

被引：0

作者：

TAMAMURA, M

EMORI, S

WATANABE, Y

SHIMOTSUHAMA, I

KIKUCHI, N

ISHIBASHI, W

TACHIBANA, K

机构：

来源：

PROCEEDINGS OF THE IEEE 1989 CUSTOM INTEGRATED CIRCUITS CONFERENCE | 1989年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

引用

页码：397 / 400

页数：4

共 50 条

[11] A 9.5-GB/S SI-BIPOLAR ECL ARRAY
TAMAMURA, M
SHIOTSU, S
HOJO, M
NOMURA, K
EMORI, S
ICHIKAWA, H
AKAI, T
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1992, 27 (11) : 1575 - 1578
[12] REVISITING ECL GATE ARRAYS
KEMPS, J
GRIESBACH, B
ELECTRONIC PRODUCTS MAGAZINE, 1992, 34 (11): : 37 - 40
[13] BIPOLAR 2500-GATE SUBNANOSECOND MASTERSLICE LSI.
Nakaya, Masao
Kato, Shuichi
Tsukamoto, Katsuhiro
Sakurai, Hiromi
Kondo, Takashi
Horiba, Yasutaka
IEEE Journal of Solid-State Circuits, 1981, SC-16 (05): : 558 - 562
[14] 13000 GATE ECL COMPATIBLE GAAS GATE ARRAY
LARKINS, B
CANAGA, S
LEE, G
TERRELL, B
DEYHIMY, I
PROCEEDINGS OF THE IEEE 1989 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1989, : 433 - 436
[15] A 5000-GATE BIPOLAR MASTERSLICE LSI WITH 500PS LOADED GATE DELAY
SUZUKI, M
HORIGUCHI, S
SUDO, T
ISSCC DIGEST OF TECHNICAL PAPERS, 1983, 26 : 150 - &
[16] PATTERN GENERATOR STIMULATES 2-GB/S GAAS AND ECL ICS
不详
MICROWAVES & RF, 1989, 28 (08) : 169 - 169
[17] Design of Quaternary ECL Q Gate
庄南
JournalofComputerScienceandTechnology, 1991, (01) : 32 - 36
[18] A 5K-GATE BIPOLAR MASTERSLICE LSI WITH A 500 PS LOADED GATE DELAY
SUZUKI, M
HORIGUCHI, S
SUDO, T
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1983, 18 (05) : 585 - 592
[19] DENSITY TRIPLED IN ECL GATE ARRAYS
CARUSO, D
ELECTRONICS, 1986, 59 (01): : 90 - &
[20] NEW ECL GATE IN BIFET PROCESS
OKLOBDZIJA, VG
ELECTRONICS LETTERS, 1993, 29 (23) : 2029 - 2030