ANALOG LOGIC TECHNIQUES STEER AROUND THE NOISE

被引：12

作者：

ALLSTOT, DJ ^{[1
]}

KIAEI, S ^{[1
]}

ZELE, RH ^{[1
]}

机构：

[1] OREGON STATE UNIV,DEPT ELECT & COMP ENGN,CORVALLIS,OR 97331

来源：

IEEE CIRCUITS AND DEVICES MAGAZINE | 1993年 / 9卷 / 05期

关键词：

D O I：

10.1109/101.232788

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

[No abstract available]

引用

页码：18 / 21

页数：4

共 9 条

[1] MERGED-TRANSISTOR LOGIC (MTL) - LOW-COST BIPOLAR LOGIC CONCEPT [J].

BERGER, HH ;

WIEDMANN, SK .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1972, SC 7 (05) :340-&

[2]

CANDY C, 1992, OVERSAMPLING DELTA S

[3]

Gray P. R., 1980, ANALOG MOS INTEGRATE

[4]

GRAY PR, 1989, ANALOG MOS INTEGRATE, V2

[5] INTEGRATED INJECTION LOGIC - NEW APPROACH TO LSI [J].

HART, K ;

SLOB, A .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1972, SC 7 (05) :346-&

[6] A 30-MHZ HYBRID ANALOG DIGITAL CLOCK RECOVERY CIRCUIT IN 2-MU-M CMOS [J].

KIM, B ;

HELMAN, DN ;

GRAY, PR .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1990, 25 (06) :1385-1394

[7] A BIT-STREAM DIGITAL-TO-ANALOG CONVERTER WITH 18-B RESOLUTION [J].

KUP, BMJ ;

DIJKMANS, EC ;

NAUS, PJA ;

SNEEP, J .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1991, 26 (12) :1757-1763

[8] SYNTHESIS TECHNIQUES FOR CMOS FOLDED SOURCE-COUPLED LOGIC-CIRCUITS [J].

MASKAI, SR ;

KIAEI, S ;

ALLSTOT, DJ .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1992, 27 (08) :1157-1167

[9] SHORT-CIRCUIT DISSIPATION OF STATIC CMOS CIRCUITRY AND ITS IMPACT ON THE DESIGN OF BUFFER CIRCUITS [J].

VEENDRICK, HJM .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1984, 19 (04) :468-473

← 1 →