NOISE SPIKES IN DIGITAL VLSI CIRCUITS

被引：5
作者：
WALLMARK, JT
机构：
来源：
IEEE TRANSACTIONS ON ELECTRON DEVICES | 1982年 / 29卷 / 03期
关键词：
D O I：
10.1109/T-ED.1982.20722
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：451 / 458
页数：8
相关论文
共 50 条
[41]   QUIESCENT CURRENT SENSOR CIRCUITS IN DIGITAL VLSI CMOS TESTING [J].
RUBIO, A ;
FIGUERAS, J ;
SEGURA, J .
ELECTRONICS LETTERS, 1990, 26 (15) :1204-1206
[42]   VLSI NEW TECHNOLOGIES FOR FUTURE DIGITAL INTEGRATED-CIRCUITS [J].
不详 .
NACHRICHTENTECHNISCHE ZEITSCHRIFT, 1977, 30 (03) :212-&
[43]   Energy reduction and fundamental energy limits in digital VLSI circuits [J].
Sotiriadis, PP ;
Tarokh, V ;
Chandrakasan, A .
ISIT: 2002 IEEE INTERNATIONAL SYMPOSIUM ON INFORMATION THEORY, PROCEEDINGS, 2002, :393-393
[44]   Multiple design error diagnosis and correction in digital VLSI circuits [J].
Veneris, A ;
Venkataraman, S ;
Hajj, IN ;
Fuchs, WK .
17TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1999, :58-63
[45]   DELAY OPTIMIZATION OF DIGITAL CMOS VLSI CIRCUITS BY TRANSISTOR REORDERING [J].
CARLSON, BS ;
LEE, SJ .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1995, 14 (10) :1183-1192
[46]   Bus architecture for low-power VLSI digital circuits [J].
Cardarilli, GC ;
Salmeri, M ;
Salsano, A ;
Simonelli, O .
ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 4, 1996, :21-24
[47]   Multiple design error diagnosis and correction in digital VLSI circuits [J].
Veneris, Andreas ;
Venkataraman, Srikanth ;
Hajj, Ibrahim N. ;
Fuchs, W.Kent .
Proceedings of the IEEE VLSI Test Symposium, 1999, :58-63
[48]   Fast Auto-Correction algorithm for Digital VLSI Circuits [J].
Gaber, Lamya ;
Hussein, Aziza I. ;
Moness, Mohammed .
LEARNING AND TECHNOLOGY CONFERENCE 2020; BEYOND 5G: PAVING THE WAY FOR 6G, 2021, 182 :95-102
[49]   Redesign strategies for digital VLSI circuits with incomplete implementation information [J].
Khalil, MA ;
Wey, CL .
1998 MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, PROCEEDINGS, 1999, :264-267
[50]   Partitioning algorithm to enhance pseudoexhaustive testing of digital VLSI circuits [J].
Shaer, B ;
Landis, D ;
Al-Arian, SA .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2000, 8 (06) :750-754
12345