共 50 条
- [31] Noise suppression in VLSI circuits using dummy metal fill [J]. 2008 IEEE WORKSHOP ON SIGNAL PROPAGATION ON INTERCONNECTS, 2008, : 249 - 252
- [33] NOISE MARGINS IN DIGITAL INTEGRATED CIRCUITS [J]. PROCEEDINGS OF THE IEEE, 1964, 52 (12) : 1565 - &
- [34] NOISE IN DIGITAL DYNAMIC CMOS CIRCUITS [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1994, 29 (06) : 655 - 662
- [36] SPURIOUS SIGNALS IN DIGITAL CMOS VLSI CIRCUITS - A PROPAGATION ANALYSIS [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1992, 39 (10): : 749 - 752
- [37] A DIGITAL DIFFERENTIAL-LINE RECEIVER FOR CMOS VLSI CIRCUITS [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1991, 38 (06): : 673 - 675
- [38] Redesignability analysis of digital VLSI circuits with incomplete implementation information [J]. ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : E147 - E150
- [39] A Technical Survey on Delay Defects in Nanoscale Digital VLSI Circuits [J]. APPLIED SCIENCES-BASEL, 2022, 12 (18):
- [40] QUIESCENT CURRENT SENSOR CIRCUITS IN DIGITAL VLSI CMOS TESTING [J]. ELECTRONICS LETTERS, 1990, 26 (15) : 1204 - 1206