NOISE SPIKES IN DIGITAL VLSI CIRCUITS

被引：5
作者：
WALLMARK, JT
机构：
来源：
IEEE TRANSACTIONS ON ELECTRON DEVICES | 1982年 / 29卷 / 03期
关键词：
D O I：
10.1109/T-ED.1982.20722
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：451 / 458
页数：8
相关论文
共 50 条
  • [21] Behavioral EMI models of complex digital VLSI circuits
    Steinecke, T
    Koehne, H
    Schmidt, M
    MICROELECTRONICS JOURNAL, 2004, 35 (06) : 547 - 555
  • [22] Design of Fault Injection Technique for VLSI Digital Circuits
    Lavanyashree, B. J.
    Jamuna, S.
    2017 2ND IEEE INTERNATIONAL CONFERENCE ON RECENT TRENDS IN ELECTRONICS, INFORMATION & COMMUNICATION TECHNOLOGY (RTEICT), 2017, : 1601 - 1605
  • [23] Automated Design Error Debugging of Digital VLSI Circuits
    Mohammed Moness
    Lamya Gaber
    Aziza I. Hussein
    Hanafy M. Ali
    Journal of Electronic Testing, 2022, 38 : 395 - 417
  • [24] Design error diagnosis and correction in VLSI digital circuits
    Veneris, AG
    Hajj, IN
    40TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 1998, : 1005 - 1008
  • [25] Behavioral EMI models of complex digital VLSI circuits
    Steinecke, T
    Koehne, H
    Schmidt, M
    2003 IEEE International Symposium on Electromagnetic Compatibility (EMC), Vols 1 and 2, Symposium Record, 2003, : 848 - 851
  • [26] Analog design issues in digital VLSI circuits and systems
    Becerra, JJ
    Friedman, EG
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 1997, 14 (1-2) : 5 - 8
  • [27] Automated Design Error Debugging of Digital VLSI Circuits
    Moness, Mohammed
    Gaber, Lamya
    Hussein, Aziza, I
    Ali, Hanafy M.
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2022, 38 (04): : 395 - 417
  • [28] HARDWARE ACCELERATORS FOR TIMING SIMULATION OF VLSI DIGITAL CIRCUITS
    LEWIS, DM
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1988, 7 (11) : 1134 - 1149
  • [29] Correcting multiple design errors in digital VLSI circuits
    Veneris, AG
    Hajj, IN
    ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1: VLSI, 1999, : 31 - 34
  • [30] Influence of clocking strategies on the design of low switching-noise digital and mixed-signal VLSI circuits
    Acosta, AJ
    Jiménez, R
    Juan, J
    Bellido, MJ
    Valencia, M
    INTEGRATED CIRCUIT DESIGN, PROCEEDINGS: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2000, 1918 : 316 - 326
12345