I860 MICROPROCESSOR INTERNAL ARCHITECTURE

被引:4
|
作者
MARGULIS, N
机构
[1] Intel Corp., Santa Clara, CA 95051
关键词
device architecture; i860; microprocessors; RISC;
D O I
10.1016/0141-9331(90)90143-J
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
How many different types of commercial jet aircraft have been built since 1950? In fact, there have been only a handful of commercial jets, although there have been many variants. The same is true of microprocessors. There have been many variations on relatively few themes. Recent developments in semiconductor technology, the influence of RISC architectures, and the migration of mainframe characteristics to silicon have led to the appearance of some radically new designs. The Intel i860 is one such processor. This article describes the important features of the 64-bit i860: its pipelined organization, floating-point unit, its inherent parallelism, memory management unit, on-chip cache and graphics unit. These features, together with its 80 MFLOPS peak single-precision performance, make the i860 a formidable new computing engine. © 1990.
引用
收藏
页码:89 / 96
页数:8
相关论文
共 9 条
  • [1] AN IMPLEMENTATION OF THE BLAS ON THE I860 - A RISC APPROACH TO SOFTWARE FOR RISC DEVICES
    WILKINSON, B
    MULHOLLAND, LS
    LECTURE NOTES IN COMPUTER SCIENCE, 1992, 634 : 283 - 294
  • [2] Learning computer architecture concepts with the FPGA-based "move" microprocessor
    Gustin, Veselko
    Bulic, Patricio
    COMPUTER APPLICATIONS IN ENGINEERING EDUCATION, 2006, 14 (02) : 135 - 141
  • [3] SAVAGE16-16-BIT RISC ARCHITECTURE GENERAL PURPOSE MICROPROCESSOR
    Gheorghe, Andrei-Sorin
    Burileanu, Corneliu
    2010 INTERNATIONAL SEMICONDUCTOR CONFERENCE (CAS), VOLS 1 AND 2, 2010, : 521 - 524
  • [4] Defect mapping and repair in UltraSPARC(TM)-I microprocessor memories
    Paramanandam, S
    Youngs, L
    MICROELECTRONIC MANUFACTURING YIELD, RELIABILITY, AND FAILURE ANALYSIS II, 1996, 2874 : 187 - 195
  • [5] Design and architecture for low-power/high-speed RISC microprocessor: SuperH
    Maejima, H
    Kainaga, M
    Uchiyama, K
    IEICE TRANSACTIONS ON ELECTRONICS, 1997, E80C (12) : 1539 - 1545
  • [6] Advancements in Microprocessor Architecture for Ubiquitous AI-An Overview on History, Evolution, and Upcoming Challenges in AI Implementation
    Khan, Fatima Hameed
    Pasha, Muhammad Adeel
    Masud, Shahid
    MICROMACHINES, 2021, 12 (06)
  • [7] MANA: A Monolithic Adiabatic iNtegration Architecture Microprocessor Using 1.4-zJ/op Unshunted Superconductor Josephson Junction Devices
    Ayala, Christopher L.
    Tanaka, Tomoyuki
    Saito, Ro
    Nozoe, Mai
    Takeuchi, Naoki
    Yoshikawa, Nobuyuki
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2021, 56 (04) : 1152 - 1165
  • [8] Development of an Algorithm for a National Microprocessor-Based Centralization System With a Modular Architecture KZ-MPC-MA Featuring Advanced Intelligent Control Functions
    Sansyzbay, Kanibek M.
    Bakhtiyarova, Yelena A.
    Iliev, Teodor
    Patokin, Gennady S.
    Tasbolatova, Laura T.
    Sagmedinov, Daniyar B.
    IEEE ACCESS, 2024, 12 : 193229 - 193240
  • [9] High-Speed Operation of Random-Access-Memory-Embedded Microprocessor With Minimal Instruction Set Architecture Based on Rapid Single-Flux-Quantum Logic
    Sato, Ryo
    Hatanaka, Yuki
    Ando, Yuki
    Tanaka, Masamitsu
    Fujimaki, Akira
    Takagi, Kazuyoshi
    Takagi, Naofumi
    IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2017, 27 (04)