POLYSILICON ENCAPSULATED LOCAL OXIDATION

被引:15
作者
ROTH, SS
RAY, W
MAZURE, C
KIRSCH, HC
机构
[1] Advanced Products Research and Development Laboratory, Semiconductor Products Sector, Motorola, Inc., Austin, TX
关键词
D O I
10.1109/55.75722
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Many different advanced isolation techniques have been suggested for the reduction of lateral oxidation of silicon (LOCOS). These advanced isolations often involve numerous additional steps requiring new deposition and etch processes. Polysilicon encapsulated local oxidation (PELOX) is proposed as an effective isolation technique that satisfies advanced device requirements without any difficult-to-control structures or processes. Simple modifications to a standard LOCOS process flow minimize encroachment without introducing defects. These modifications include an HF dip after nitride patterning to form a cavity self-aligned to the nitride edge, reoxidation of exposed silicon, and polysilicon deposition to fill the cavity. Physical (scanning electron micrographs) and electrical (gate oxide quality, diode integrity, and W(eff)) data are presented which indicate that cavity reoxidation is critical to obtaining significant bird's beak reduction without defect introduction.
引用
收藏
页码:92 / 94
页数:3
相关论文
共 7 条
[1]  
CHIU KY, 1983, IEEE T ELECTRON DEV, V30, P1505
[2]   PHYSICAL AND ELECTRICAL CHARACTERIZATION OF A SILO ISOLATION STRUCTURE [J].
DEROUXDAUHPHIN, P ;
GONCHOND, JP .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1985, 32 (11) :2392-2398
[3]   CHARACTERIZATION OF POLY-BUFFERED LOCOS IN MANUFACTURING ENVIRONMENT [J].
GULDI, RL ;
MCKEE, B ;
DAMMINGA, GM ;
YOUNG, CY ;
BEALS, MA .
JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1989, 136 (12) :3815-3820
[4]  
Nishihara T., 1988, International Electron Devices Meeting. Technical Digest (IEEE Cat. No.88CH2528-8), P100, DOI 10.1109/IEDM.1988.32762
[5]  
ROTH SS, 1990, Patent No. 4927780
[6]   OPTIMIZATION OF SIDEWALL MASKED ISOLATION PROCESS [J].
TENG, CW ;
POLLACK, G ;
HUNTER, WR .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1985, 32 (02) :124-131
[7]   A NEW TWIN-WELL CMOS PROCESS USING NITRIDIZED-OXIDE-LOCOS (NOLOCOS) ISOLATION TECHNOLOGY [J].
TSAI, HH ;
YU, CL ;
WU, CY .
IEEE ELECTRON DEVICE LETTERS, 1989, 10 (07) :307-309