An Energy-Efficient High-Throughput Mesh-Based Photonic On-Chip Interconnect for Many-Core Systems

被引:5
|
作者
Ben Ahmed, Achraf [1 ]
Ben Abdallah, Abderazek [1 ]
机构
[1] Univ Aizu, Sch Comp Sci & Engn, Adapt Syst Lab, Fukushima 9658580, Japan
关键词
energy efficient; contention aware; photonic NoC; non-blocking photonic switch; path-configuration; many-core SoCs; high-performance;
D O I
10.3390/photonics3020015
中图分类号
O43 [光学];
学科分类号
070207 ; 0803 ;
摘要
Future high-performance embedded and general purpose processors and systems-on-chip are expected to combine hundreds of cores integrated together to satisfy the power and performance requirements of large complex applications. As the number of cores continues to increase, the employment of low-power and high-throughput on-chip interconnect fabrics becomes imperative. In this work, we present a novel mesh-based photonic on-chip interconnect, named PHENIC-II, for future high-performance many-core systems. The novel architecture is based on an energy-efficient non-blocking photonic switch and a contention-aware routing algorithm. Simulation results show that the proposed system provides better bandwidth and energy efficiency when compared to conventional hybrid photonic NoC systems.
引用
收藏
页数:23
相关论文
共 50 条
  • [11] Designing Energy-Efficient Many-Core Servers for Exascale Computing
    Alonso, David Atienza
    2017 30TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN (SBCCI 2017): CHOP ON SANDS, 2017, : XVIII - XVIII
  • [12] A high-throughput network on-chip in full-mesh architecture
    Meng, Hongyu
    Yang, Lei
    Liu, Zijun
    Wang, Donglin
    IEICE ELECTRONICS EXPRESS, 2018, 15 (17):
  • [13] Speedup and Parallelization Models for Energy-Efficient Many-Core Systems Using Performance Counters
    Al-hayanni, Mohammed A. N.
    Shafik, Rishad
    Rafiev, Ashur
    Xia, Fei
    Yakovlev, Alex
    2017 INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING & SIMULATION (HPCS), 2017, : 410 - 417
  • [14] Energy-Efficient Concurrent Testing Approach for Many-Core Systems in the Dark Silicon Age
    Haghbayan, Mohammad-Hashem
    Rahmani, Amir-Mohammad
    Liljeberg, Pasi
    Plosila, Juha
    Tenhunen, Hannu
    PROCEEDINGS OF THE 2014 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI AND NANOTECHNOLOGY SYSTEMS (DFTS), 2014, : 270 - 275
  • [15] Lookahead-Based Adaptive Voltage Scheme for Energy-Efficient On-Chip Interconnect Links
    Fu, Bo
    Wolpert, David
    Ampadu, Paul
    2009 3RD ACM/IEEE INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, 2009, : 54 - 63
  • [16] Cooperative communication for efficient and scalable all-to-all barrier synchronization on mesh-based many-core NoCs
    Chen, Xiaowen
    Lu, Zhonghai
    Jantsch, Axel
    Chen, Shuming
    Guo, Yang
    Liu, Hengzhu
    IEICE ELECTRONICS EXPRESS, 2014, 11 (18): : 1 - 10
  • [17] Buffer Allocation based On-Chip Memory Optimization for Many-Core Platforms
    Odendahl, Maximilian
    Goens, Andres
    Leupers, Rainer
    Ascheid, Gerd
    Henriksson, Tomas
    2015 IEEE 29TH INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS, 2015, : 1119 - 1124
  • [18] Exploiting variable cycle transmission energy-efficient on-chip interconnect design
    Kalyan, T. Venkata
    Mutyam, Madhu
    Rao, P. Vijaya Sankara
    21ST INTERNATIONAL CONFERENCE ON VLSI DESIGN: HELD JOINTLY WITH THE 7TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS, PROCEEDINGS, 2008, : 235 - +
  • [19] Energy-efficient Hybrid Optical-Electronic Network-on-Chip for Future Many-core Processors
    Fu, Weiwei
    Chen, Tianzhou
    Liu, Li
    ELEKTRONIKA IR ELEKTROTECHNIKA, 2014, 20 (03) : 83 - 86
  • [20] Variability-Aware Dark Silicon Management in On-Chip Many-Core Systems
    Shafique, Muhammad
    Gnad, Dennis
    Garg, Siddharth
    Henkel, Joerg
    2015 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2015, : 387 - 392