MULTILEVEL DESIGN AND VERIFICATION OF HARDWARE SOFTWARE SYSTEMS

被引:0
作者
PHILIPSON, L
机构
[1] Department of Computer Engineering, Lund University, S-221 00, Lund
关键词
D O I
10.1109/4.102665
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Most real systems in information technology are based on cooperating hardware and software, and the hardware is more than a single chip. System design can be viewed as a massively multidimensional optimization problem for which the solution set is only partially known. Experimental exploration of the design space is the only available approach. A number of projects carried out at Lund University demonstrate that a dramatic increase in system performance and design productivity can be gained. The new approach includes a new attitude to the design process, a new role for the designer, new design methodology, and new concepts. By making extensive use of modern tools the designer can develop and evaluate a set of hierarchical functional models of the entire system during the design process and establish well-defined relationships between the models. © 1990 IEEE
引用
收藏
页码:714 / 719
页数:6
相关论文
共 50 条
  • [31] Embedded software verification in hardware-software codesign
    Hsiung, PA
    [J]. JOURNAL OF SYSTEMS ARCHITECTURE, 2000, 46 (15) : 1435 - 1450
  • [32] A hardware/software configuration and verification environment for automation of embedded microcontroller design process
    Nguyen, QT
    Siekierska, K
    Kobus, A
    Obrebski, D
    Lugowski, N
    Kokoszka, A
    Nguyen, QM
    [J]. 7TH WORLD MULTICONFERENCE ON SYSTEMICS, CYBERNETICS AND INFORMATICS, VOL XIII, PROCEEDINGS: SYSTEMICS, CYBERNETICS AND INFORMATICS: TECHNOLOGIES AND APPLICATIONS, 2003, : 38 - 42
  • [33] Hardware/software co-design and co-verification loom on the horizon
    Ajluni, C
    [J]. ELECTRONIC DESIGN, 1998, 46 (02) : 110 - 110
  • [34] Software-Hardware Complex for Accelerating System-on-Chip Design Verification
    A. P. Solodovnikov
    A. L. Pereverzev
    A. M. Silantyev
    [J]. Russian Microelectronics, 2024, 53 (7) : 722 - 727
  • [35] Hardware/software co-design methodology for design of embedded systems
    Abid, M
    Ben Ismail, T
    Changuel, A
    Valderrama, CA
    Romdhani, M
    Marchioro, GF
    Daveau, JM
    Jerraya, AA
    [J]. INTEGRATED COMPUTER-AIDED ENGINEERING, 1998, 5 (01) : 69 - 83
  • [36] Invited Paper: Software/Hardware Co-design for LLM and Its Application for Design Verification
    Wan, Lily Jiaxin
    Huang, Yingbing
    Li, Yuhong
    Ye, Hanchen
    Wang, Jinghua
    Zhang, Xiaofan
    Chen, Deming
    [J]. 29TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, ASP-DAC 2024, 2024, : 435 - 441
  • [37] Applying SMT-based verification to hardware/software partitioning in embedded systems
    Trindade, Alessandro B.
    Cordeiro, Lucas C.
    [J]. DESIGN AUTOMATION FOR EMBEDDED SYSTEMS, 2016, 20 (01) : 1 - 19
  • [38] Applying SMT-based verification to hardware/software partitioning in embedded systems
    Alessandro B. Trindade
    Lucas C. Cordeiro
    [J]. Design Automation for Embedded Systems, 2016, 20 : 1 - 19
  • [39] Functional and Nonfunctional Design Verification for Embedded Software Systems
    Ray, Arnab
    Ackermann, Christopher
    Cleaveland, Rance
    Shelton, Charles
    Martin, Chris
    [J]. ADVANCES IN COMPUTERS, VOL 83, 2011, 83 : 277 - 321
  • [40] Hardware design and simulation for verification
    Bombieri, Nicola
    Fummi, Franco
    Pravadelli, Graziano
    [J]. FORMAL METHODS FOR HARDWARE VERIFICATION, 2006, 3965 : 1 - 29