MULTILEVEL DESIGN AND VERIFICATION OF HARDWARE SOFTWARE SYSTEMS

被引:0
|
作者
PHILIPSON, L
机构
[1] Department of Computer Engineering, Lund University, S-221 00, Lund
关键词
D O I
10.1109/4.102665
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Most real systems in information technology are based on cooperating hardware and software, and the hardware is more than a single chip. System design can be viewed as a massively multidimensional optimization problem for which the solution set is only partially known. Experimental exploration of the design space is the only available approach. A number of projects carried out at Lund University demonstrate that a dramatic increase in system performance and design productivity can be gained. The new approach includes a new attitude to the design process, a new role for the designer, new design methodology, and new concepts. By making extensive use of modern tools the designer can develop and evaluate a set of hierarchical functional models of the entire system during the design process and establish well-defined relationships between the models. © 1990 IEEE
引用
收藏
页码:714 / 719
页数:6
相关论文
共 50 条
  • [1] A hardware-software platform for design and verification of in-motorcycle electronic systems
    Baronti, F.
    Lenzi, F.
    Roncella, R.
    Saletti, R.
    DSD 2007: 10TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN ARCHITECTURES, METHODS AND TOOLS, PROCEEDINGS, 2007, : 440 - 443
  • [2] Design of hardware and software systems
    Kuchcinski, K
    JOURNAL OF SYSTEMS ARCHITECTURE, 1997, 42 (9-10) : 663 - 664
  • [3] The design of mixed hardware software systems
    Adams, JK
    Thomas, DE
    33RD DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 1996, 1996, : 515 - 520
  • [4] Multilevel testing for design verification of embedded systems
    Schulz, S
    Rozenblit, JW
    Buchenrieder, KJ
    IEEE DESIGN & TEST OF COMPUTERS, 2002, 19 (02): : 60 - 69
  • [5] Design of a hardware/software co-simulation/verification platform
    Wu, Ye
    Jiang, Hai
    Wei, Chao
    IMECS 2007: INTERNATIONAL MULTICONFERENCE OF ENGINEERS AND COMPUTER SCIENTISTS, VOLS I AND II, 2007, : 488 - +
  • [6] Hardware/software co-verification platform for EOS design
    Wang, P
    Liu, JS
    Zeng, LG
    2003 5TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2003, : 195 - 198
  • [7] Flexible Software to Hardware migration methodology for FPGA design and verification
    Trapaglia, Matias
    Cayssials, Ricardo
    De Pasquale, Lorenzo
    Ferro, Edgardo
    2019 X SOUTHERN CONFERENCE ON PROGRAMMABLE LOGIC (SPL), 2019, : 39 - 44
  • [8] Embedded Systems Secure Path Verification at the Hardware/Software Interface
    Cabodi, Gianpiero
    Camurati, Paolo
    Finocchiaro, Sebastiano F.
    Savarese, Francesco
    Vendraminetto, Danilo
    IEEE DESIGN & TEST, 2017, 34 (05) : 38 - 46
  • [9] Applications of polyhedral computations to the analysis and verification of hardware and software systems
    Bagnara, Roberto
    Hill, Patricia M.
    Zaffanella, Enea
    THEORETICAL COMPUTER SCIENCE, 2009, 410 (46) : 4672 - 4691
  • [10] Integrating Software and Hardware Verification
    Jakobs, Marie-Christine
    Platzner, Marco
    Wehrheim, Heike
    Wiersema, Tobias
    INTEGRATED FORMAL METHODS, IFM 2014, 2014, 8739 : 307 - 322