A HIGH-RESOLUTION MULTIBIT SIGMA-DELTA MODULATOR WITH INDIVIDUAL-LEVEL AVERAGING

被引：59
作者：
CHEN, F
LEUNG, BH
机构：
[1] VLSI Research Group, Electrical and Computer Engineering Department, University of Waterloo, Waterloo
来源：
IEEE JOURNAL OF SOLID-STATE CIRCUITS | 1995年 / 30卷 / 04期
关键词：
D O I：
10.1109/4.375966
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A second-order sigma-delta modulator with a 3-b internal quantizer employing the individual level averaging technique has been designed and implemented in a 1.2 mu m CMOS technology. Testing results show no observable harmonic distortion components above the noise floor. Peak SI(IV + D) ratio of 91 dB and dynamic range of 96 dB have been achieved at a dock rate of 2.56 MHz for a 20 KHz baseband, No tone is observed in the baseband as the amplitude of a 10 KHz input sine wave is reduced from -0.5 dB to -107 dB below the voltage reference. The active area of the prototype chip is 3.1 mm(2) and it dissipates 67.5 mW of power from a 5 V supply.
引用
收藏
页码：453 / 460
页数：8
相关论文
共 50 条
  • [21] Design of decimation filter for multibit sigma-delta modulator with two-step quantization
    Kuncheva, A. S.
    Fujcik, L.
    Mougel, T.
    Donchev, B.
    Hristov, M.
    PROCEEDINGS OF THE INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2006, : 646 - +
  • [22] Mutirate-multibit sigma-delta modulators
    Colodro, F
    Torralba, A
    Vegaleal, AP
    Franquelo, LG
    ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL II: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 21 - 24
  • [23] A multibit sigma-delta ADC for multimode receivers
    Miller, MR
    Petrie, CS
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (03) : 475 - 482
  • [24] High-level design of a digital current sensor using multibit sigma-delta modulation
    Jouini, M
    Guessab, S
    Kielbasa, R
    SICON/01: ISA/IEEE SENSORS FOR INDUSTRY CONFERENCE, PROCEEDINGS, 2001, : 23 - 28
  • [25] Design of resolution/power controllable Asynchronous Sigma-Delta Modulator
    Deshmukh, Anita Arvind
    Deshmukh, Raghvendra B.
    EURASIP JOURNAL ON ADVANCES IN SIGNAL PROCESSING, 2016,
  • [26] High-resolution DPWM using sigma-delta modulator implemented on a low-cost buck development board
    Deblecker, O.
    International Journal of Electrical Engineering and Education, 2011, 48 (04): : 391 - 404
  • [27] A novel nonlinear settling model of OTA for high-resolution switched-capacitor sigma-delta modulator design
    Shi, CL
    Li, XP
    Ismail, M
    ICM'99: ELEVENTH INTERNATIONAL CONFERENCE ON MICROELECTRONICS - PROCEEDINGS, 1999, : 47 - 50
  • [28] Design of resolution/power controllable Asynchronous Sigma-Delta Modulator
    Anita Arvind Deshmukh
    Raghvendra B. Deshmukh
    EURASIP Journal on Advances in Signal Processing, 2016
  • [29] High-resolution DPWM using sigma-delta modulator implemented on a low-cost Buck development board
    Deblecker, O.
    INTERNATIONAL JOURNAL OF ELECTRICAL ENGINEERING EDUCATION, 2011, 48 (04) : 391 - 404
  • [30] HIGH-RESOLUTION AND LOW-POWER FROM SIGMA-DELTA ADCS
    不详
    ELECTRONIC PRODUCT DESIGN, 1995, 16 (02): : 16 - 16
12345