SELF-ALIGNED UMOSFETS WITH A SPECIFIC ON-RESISTANCE OF 1 M-OMEGA. CM2

被引:26
|
作者
CHANG, HR
BLACK, RD
TEMPLE, VAK
TANTRAPORN, W
BALIGA, BJ
机构
关键词
D O I
10.1109/T-ED.1987.23240
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:2329 / 2334
页数:6
相关论文
共 50 条
  • [31] Optimization of external poly base sheet resistance in 0.13 μm quasi self-aligned SiGe:C HBTs
    You, S.
    Van Huylenbroeck, S.
    Nguyen, N. D.
    Sibaja-Hernandez, A.
    Venegas, R.
    Van Wichelen, K.
    Decoutere, S.
    De Meyer, K.
    THIN SOLID FILMS, 2010, 518 : S68 - S71
  • [32] Normally-off top-gate self-aligned field-effect transistor using crystal InOx with field-effect mobility of around 100 cm2/vs
    Shima, Yukinori
    Seo, Norihiko
    Jincho, Masami
    Misawa, Chieko
    Matsumoto, Marie
    Watanabe, Masahiro
    Kumakura, Kayo
    Nakazawa, Yasutaka
    Koezuka, Junichi
    Saito, Motoharu
    Kusunoki, Koji
    Seo, Satoshi
    Yamazaki, Shunpei
    JOURNAL OF THE SOCIETY FOR INFORMATION DISPLAY, 2025,
  • [33] Integration of a 0.13-μm CMOS and a high performance self-aligned SiGe HBT featuring low base resistance
    Hashimoto, T
    Nonaka, Y
    Saito, T
    Sasahara, K
    Tominari, T
    Sakai, K
    Tokunaga, K
    Fujiwara, T
    Wada, S
    Udo, T
    Jinbo, T
    Washio, K
    Hosoe, H
    INTERNATIONAL ELECTRON DEVICES 2002 MEETING, TECHNICAL DIGEST, 2002, : 779 - 782
  • [34] Lowon-resistance1.2kV4H-SiCpowerMOSFETwithRon,spof3.4mΩ·cm2
    Qiang Liu
    Qian Wang
    Hao Liu
    Chenxi Fei
    Shiyan Li
    Runhua Huang
    Song Bai
    Journal of Semiconductors, 2020, 41 (06) : 93 - 96
  • [35] A 15.5mΩcm2-680V superjunction MOSFET reduced on-resistance by lateral pitch narrowing
    Saito, Wataru
    Omura, Lchiro
    Aida, Satoshi
    Koduki, Shigeo
    Izumisawa, Masaru
    Yoshioka, Hironori
    Okumura, Hideki
    Yamaguchi, Masakazu
    Ogura, Tsuneo
    PROCEEDINGS OF THE 18TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES & ICS, 2006, : 293 - +
  • [36] Performance study of a large 1 x 1 m2 MRPC with 1 x 1 cm2 readout pads
    Carnesecchi, F.
    Liu, Z.
    Kim, W.
    Rodriguez, O. M.
    Park, W.
    Vallecorsa, S.
    Williams, M. C. S.
    Zichichi, A.
    Zuyeuski, R.
    NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION A-ACCELERATORS SPECTROMETERS DETECTORS AND ASSOCIATED EQUIPMENT, 2017, 871 : 113 - 117
  • [37] Manufacturing enhancements for COSi2 self-aligned silicide at the 0.12-μm CMOS technology node
    Chen, YN
    Lippitt, MW
    Chew, HZ
    Moller, WM
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2003, 50 (10) : 2120 - 2125
  • [38] Modeled Specific Contact Resistivity with High Doping Effects: Requirements for 1 nΩ-cm2 Contacts
    Ahmed, Khaled
    2013 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS, AND APPLICATIONS (VLSI-TSA), 2013,
  • [39] Self-Aligned Amorphous Silicon Thin Film Transistors With Mobility Above 1 cm2V-1s-1 Fabricated at 300°C on Clear Plastic Substrates
    Cherenack, Kunigunde H.
    Kattarnis, Alex Z.
    Hekmatshoar, Bahman
    Sturm, James C.
    Wagner, Sigurd
    AMORPHOUS AND POLYCRYSTALLINE THIN-FILM SILICON SCIENCE AND TECHNOLOGY-2008, 2008, 1066 : 471 - 476
  • [40] Growth of vertically aligned Si wire arrays over large areas (>1 cm2) with Au and Cu catalysts
    Kayes, Brendan M.
    Filler, Michael A.
    Putnam, Morgan C.
    Kelzenberg, Michael D.
    Lewis, Nathan S.
    Atwater, Harry A.
    APPLIED PHYSICS LETTERS, 2007, 91 (10)