SELF-ALIGNED UMOSFETS WITH A SPECIFIC ON-RESISTANCE OF 1 M-OMEGA. CM2

被引：26
|
作者：
CHANG, HR
BLACK, RD
TEMPLE, VAK
TANTRAPORN, W
BALIGA, BJ
机构：
来源：
IEEE TRANSACTIONS ON ELECTRON DEVICES | 1987年 / 34卷 / 11期
关键词：
D O I：
10.1109/T-ED.1987.23240
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：2329 / 2334
页数：6
相关论文
共 50 条
  • [21] High-Voltage (&gt;1.2 kV) AlGaN/GaN Monolithic Bidirectional HEMTs With Low On-Resistance (2.54 mΩ<middle dot>cm2)
    Alam, Md Tahmidul
    Chen, Jiahao
    Bai, Ruixin
    Pasayat, Shubhra S.
    Gupta, Chirag
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2024, 71 (01) : 733 - 738
  • [22] REALIZATION OF 1-MU-M CMOS WITH TASI2 AND SEPARATED SELF-ALIGNED WELLS
    SCHWABE, U
    NEPPL, F
    JACOBS, EP
    TAKACS, D
    SIEMENS FORSCHUNGS-UND ENTWICKLUNGSBERICHTE-SIEMENS RESEARCH AND DEVELOPMENT REPORTS, 1984, 13 (05): : 228 - 232
  • [23] Novel Lateral 700V DMOS for Integration: Ultra-low 85 mΩ•cm2 On-resistance, 750V LFCC
    Kim, Sunglyong
    Kim, Jongjib
    Prosack, Hank
    2012 24TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES AND ICS (ISPSD), 2012, : 185 - 188
  • [24] Fabrication of 1 μm gate diamond FET using self-aligned gate process
    Umezawa, H
    Kitatani, K
    Kinumura, K
    Seto, N
    Tsugawa, K
    Kawarada, H
    NEW DIAMOND AND FRONTIER CARBON TECHNOLOGY, 1999, 9 (02): : 151 - 153
  • [25] A 30-V P-channel trench gated DMOSFET with 900 mu Omega-cm(2) specific on-resistance at 2.7 V
    Williams, RK
    Grabowski, W
    Darwish, M
    Yilmaz, H
    Chang, M
    Owyang, K
    ISPSD '96 - 8TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES AND ICS, PROCEEDINGS, 1996, : 53 - 56
  • [26] Fabrication of 1 μm Gate Diamond FET Using Self-Aligned Gate Process
    Umezawa, Hitoshi
    Kitatani, Kenich
    Kinumura, Kengo
    Seto, Nobuyuki
    Tsugawa, Kazuo
    Kawarada, Hiroshi
    New Diamond and Frontier Carbon Technology, 9 (02): : 151 - 153
  • [27] SOURCE-DRAIN CONTACT RESISTANCE IN CMOS WITH SELF-ALIGNED TiSi2.
    Taur, Yuan
    Sun, Jack Yuan-Chen
    Moy, Dan
    Wang, L.K.
    Davvari, Bijan
    Klepner, Stephen P.
    Ting, Chung-Yu
    IEEE Transactions on Electron Devices, 1987, ED-34 (03) : 575 - 580
  • [28] A 2-bit/cell, maskless, self-aligned resistance memory with high thermal stability
    He, ChiaHua
    Lee, Ming-Daou
    Pan, Chen-Ling
    Lai, Erb-Kun
    Yao, Yeong-Der
    Hsieh, Kuang-Yeu
    Liu, Rich
    Lu, Chih-Yuan
    2007 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATIONS (VLSI-TSA), PROCEEDINGS OF TECHNICAL PAPERS, 2007, : 98 - +
  • [29] A 0.4 mu m(2) self-aligned AND-type flash memory cell technology
    Adachi, T
    Kato, M
    Kobayashi, T
    Sudo, Y
    Kume, H
    Morimoto, T
    ELECTRONICS AND COMMUNICATIONS IN JAPAN PART II-ELECTRONICS, 1997, 80 (04): : 85 - 91
  • [30] 0.4 μm2 self-aligned AND-type flash memory cell technology
    Adachi, Tetsuo
    Kato, Masataka
    Kobayashi, Takashi
    Sudo, Yoshimi
    Kume, Hitoshi
    Morimoto, Tadao
    Electronics and Communications in Japan, Part II: Electronics (English translation of Denshi Tsushin Gakkai Ronbunshi), 1997, 80 (04): : 85 - 91
12345