ANALYSIS OF HETEROJUNCTION BIPOLAR-TRANSISTOR RESONANT TUNNELING DIODE LOGIC FOR LOW-POWER AND HIGH-SPEED DIGITAL APPLICATIONS

被引:36
作者
CHANG, CE
ASBECK, PM
WANG, KC
BROWN, ER
机构
[1] ROCKWELL INT CORP,CTR SCI,THOUSAND OAKS,CA 91360
[2] MIT,LINCOLN LAB,LEXINGTON,MA 02173
关键词
15;
D O I
10.1109/16.202778
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A new high-speed digital logic family based on heterojunction bipolar transistors (HBT's) and resonant tunneling diodes (RTD's) is proposed. The negative differential resistance of RTD's is used to significantly decrease the static power dissipation. SPICE simulations indicate that propagation delay time below 150 ps at 0.09-mW static power per gate should be obtainable.
引用
收藏
页码:685 / 691
页数:7
相关论文
共 50 条
[31]   Opportunities and challenges of emerging nanotechnologies for future high-speed and low-power logic applications [J].
Chau, Robert .
2005 IEEE CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, PROCEEDINGS, 2005, :17-17
[32]   Design of low-power high-speed bipolar frequency dividers [J].
Alioto, M ;
Di Cataldo, G ;
Palumbo, G .
ELECTRONICS LETTERS, 2002, 38 (04) :158-160
[33]   Simulation of III-V HEMTs for High-speed Low-power Logic Applications [J].
Liu, Yang ;
Lundstrom, Mark S. .
GRAPHENE AND EMERGING MATERIALS FOR POST-CMOS APPLICATIONS, 2009, 19 (05) :331-342
[34]   LOW-TEMPERATURE FET FOR LOW-POWER HIGH-SPEED LOGIC [J].
REES, H ;
SANGHERA, GS ;
WARRINER, RA .
ELECTRONICS LETTERS, 1977, 13 (06) :156-158
[35]   IMPROVED SWITCH TIME OF I(2)L AT LOW-POWER CONSUMPTION BY USING A SIGE HETEROJUNCTION BIPOLAR-TRANSISTOR [J].
KARLSTEEN, M ;
WILLANDER, M .
SOLID-STATE ELECTRONICS, 1995, 38 (07) :1401-1407
[36]   High-Speed Low-Power FinFET Based Domino Logic [J].
Rasouli, Seid Hadi ;
Koike, Hanpei ;
Banerjee, Kaustav .
PROCEEDINGS OF THE ASP-DAC 2009: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2009, 2009, :829-+
[37]   SILICON BIPOLAR-TRANSISTOR - A VIABLE CANDIDATE FOR HIGH-SPEED APPLICATIONS AT LIQUID-NITROGEN TEMPERATURE [J].
CRESSLER, JD .
CRYOGENICS, 1990, 30 (12) :1036-1047
[38]   A NOVEL HIGH-SPEED SILICON BIPOLAR-TRANSISTOR UTILIZING SEG AND CLSEG [J].
SIEKKINEN, JW ;
NEUDECK, GW ;
GLENN, JL ;
VENKATESAN, S .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1994, 41 (05) :862-864
[39]   CMOS comparators for high-speed and low-power applications [J].
Menendez, Eric R. ;
Maduike, Dumezie K. ;
Garg, Rajesh ;
Khatri, Sunil P. .
PROCEEDINGS 2006 INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, 2007, :76-+
[40]   A NEW SOI-LATERAL BIPOLAR-TRANSISTOR FOR HIGH-SPEED OPERATION [J].
SUGII, T ;
KOJIMA, M ;
FUKURODA, A ;
FUKANO, T ;
ARIMOTO, Y .
JAPANESE JOURNAL OF APPLIED PHYSICS PART 2-LETTERS & EXPRESS LETTERS, 1991, 30 (12B) :L2080-L2082