ANALYSIS OF HETEROJUNCTION BIPOLAR-TRANSISTOR RESONANT TUNNELING DIODE LOGIC FOR LOW-POWER AND HIGH-SPEED DIGITAL APPLICATIONS

被引：36
作者：
CHANG, CE
ASBECK, PM
WANG, KC
BROWN, ER
机构：
[1] ROCKWELL INT CORP,CTR SCI,THOUSAND OAKS,CA 91360
[2] MIT,LINCOLN LAB,LEXINGTON,MA 02173
来源：
IEEE TRANSACTIONS ON ELECTRON DEVICES | 1993年 / 40卷 / 04期
关键词：
15;
D O I：
10.1109/16.202778
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A new high-speed digital logic family based on heterojunction bipolar transistors (HBT's) and resonant tunneling diodes (RTD's) is proposed. The negative differential resistance of RTD's is used to significantly decrease the static power dissipation. SPICE simulations indicate that propagation delay time below 150 ps at 0.09-mW static power per gate should be obtainable.
引用
收藏
页码：685 / 691
页数：7
相关论文
共 50 条
[21]   High-speed digital circuits using InP-based resonant tunneling diode and high electron mobility transistor heterostructure [J].
Kim, Hyungtae ;
Yeon, Seongjin ;
Song, Sangho ;
Park, Sangho ;
Seo, Kwangseok .
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2006, 45 (4B) :3384-3386
[22]   High-speed digital circuits using InP-based resonant tunneling diode and high electron mobility transistor heterostructure [J].
Kim, Hyungtae ;
Yeon, Seongjin ;
Song, Sangsub ;
Park, Sangho ;
Seo, Kwangseok .
Japanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers, 2006, 45 (4 B) :3384-3386
[23]   Applications of resonant-tunneling diodes to high-speed digital ICs [J].
NTT Photonics Lab, Kanagawa, Japan .
Conf Proc Int Conf Indium Phosphide and Relat Mater, (405-410)
[24]   Design and Analysis of Low-Power High-Speed Clocked Digital Comparator [J].
Thakre, Sameer ;
Srivastava, Pankaj .
2015 GLOBAL CONFERENCE ON COMMUNICATION TECHNOLOGIES (GCCT), 2015, :638-642
[25]   NEW HIGH-SPEED CMOS LOGIC - FASTER SPEED AND LOW-POWER [J].
CRAIG, S .
ELECTRONIC ENGINEERING, 1981, 53 (660) :29-&
[26]   MULTISTATE SUPERLATTICE-EMITTER RESONANT-TUNNELING BIPOLAR-TRANSISTOR WITH CIRCUIT APPLICATIONS [J].
LOUR, WS ;
LIU, WC ;
SUN, CY ;
GUO, DF ;
LIU, RC .
SUPERLATTICES AND MICROSTRUCTURES, 1993, 13 (01) :81-86
[27]   Ultra Low-power, High-speed Digital Comparator [J].
Ghasemzadeh, Mehdi ;
Najafibisfar, Saeid ;
Amini, Abdollah .
PROCEEDINGS OF THE 25TH INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEM (MIXDES 2018), 2018, :215-217
[28]   High-speed and low-power non-return-to-zero delayed flip-flop circuit using resonant tunneling diode/high electron mobility, transistor integration technology [J].
Kim, Hyungtae ;
Yeon, Seongjin ;
Seo, Kwangseok .
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2007, 46 (4B) :2300-2305
[29]   Semiconductor-On-Insulator Lateral Bipolar Transistors for High-Speed Low-Power Applications [J].
Yau, Jeng-Bang ;
Cai, J. ;
Ning, T. H. ;
Chan, K. K. .
2017 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATION (VLSI-TSA), 2017,
[30]   A low-power current-sensing complementary pass-transistor logic (LCSCPTL) for low-voltage high-speed applications [J].
Cheng, KH ;
Liaw, YY .
1996 SYMPOSIUM ON VLSI CIRCUITS - DIGEST OF TECHNICAL PAPERS, 1996, :16-17
12345