A new low cost cascaded transformer multilevel inverter topology using minimum number of components with modified selective harmonic elimination modulation

被引:27
|
作者
Khounjahan, H. [1 ]
Banaei, M. R. [2 ]
Farakhor, Amir [2 ]
机构
[1] Azarbayjan Reg Elect Co, Tabriz, Iran
[2] Azarbaijan Shahid Madani Univ, Fac Engn, Dept Elect Engn, Tabriz, Iran
关键词
Cascaded transformers multilevel inverter; Reduced number of switching devices; Selective harmonic elimination;
D O I
10.1016/j.asej.2014.08.005
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
In this paper, a novel cascaded transformer multilevel inverter is proposed. The number of the switching devices is reduced in the proposed topology. This topology comprises of a DC source, several single phase low-frequency transformers, two main power switches and some bidirectional switching devices. In this topology, only one bidirectional switch is employed for each transformer. However, in conventional cascaded transformer multilevel inverter, four switching devices are required for each transformer. Therefore, more output voltage levels can be obtained using fewer switching components. Reduction in the number of switching devices which also means reduction in the number of gate drivers results in smaller size and low implementation cost. Switching power losses are also reduced in this topology. Selective harmonic elimination (SHE) technique is applied to the proposed inverter to obtain a high quality output voltage. Simulation and experimental results are also provided to verify the feasibility of the proposed converter. (C) 2014 Production and hosting by Elsevier B.V. on behalf of Ain Shams University.
引用
收藏
页码:67 / 73
页数:7
相关论文
共 30 条
  • [21] A Modified Selective Harmonic Elimination Method for Fault-Tolerant Operation of Multilevel Cascaded H-Bridge Inverters
    Aleenejad, Mohsen
    Ahmadi, Reza
    Moamaei, Parvin
    2014 IEEE POWER AND ENERGY CONFERENCE AT ILLINOIS (PECI 2014), 2014,
  • [22] Selective Harmonic Elimination in Cascade Multilevel Inverter with Variable DC Sources Using Artificial Neural Networks
    Bakhshizadeh, M. K.
    Fathi, S. H.
    Abyaneh, H. Askarian
    Milimonfared, J.
    Farokhnia, N.
    INTERNATIONAL REVIEW OF ELECTRICAL ENGINEERING-IREE, 2011, 6 (01): : 49 - 57
  • [23] Online Selective Harmonic Minimization for Cascaded Half-Bridge Multilevel Inverter Using Artificial Neural Network
    Farhadi, Payam
    Navidi, Mohammad
    Gheydi, Milad
    Pazhoohesh, Mehdi
    Bevrani, Hassan
    2015 INTL AEGEAN CONFERENCE ON ELECTRICAL MACHINES & POWER ELECTRONICS (ACEMP), 2015 INTL CONFERENCE ON OPTIMIZATION OF ELECTRICAL & ELECTRONIC EQUIPMENT (OPTIM) & 2015 INTL SYMPOSIUM ON ADVANCED ELECTROMECHANICAL MOTION SYSTEMS (ELECTROMOTION), 2015, : 331 - 335
  • [24] Selective harmonic elimination method for wide range of modulation indexes in multilevel inverters using ICA
    Ali Ajami
    Mohammad Reza Jannati Oskuee
    Ataollah Mokhberdoran
    Hossein Shokri
    JournalofCentralSouthUniversity, 2014, 21 (04) : 1329 - 1338
  • [25] Selective harmonic elimination method for wide range of modulation indexes in multilevel inverters using ICA
    Ali Ajami
    Mohammad Reza Jannati Oskuee
    Ataollah Mokhberdoran
    Hossein Shokri
    Journal of Central South University, 2014, 21 : 1329 - 1338
  • [26] Selective harmonic elimination method for wide range of modulation indexes in multilevel inverters using ICA
    Ajami, Ali
    Oskuee, Mohammad Reza Jannati
    Mokhberdoran, Ataollah
    Shokri, Hossein
    JOURNAL OF CENTRAL SOUTH UNIVERSITY, 2014, 21 (04) : 1329 - 1338
  • [27] Application of swarm optimisation-based modified algorithm for selective harmonic elimination in reduced switch count multilevel inverter
    Panda, Kaibalya Prasad
    Panda, Gayadhar
    IET POWER ELECTRONICS, 2018, 11 (08) : 1472 - 1482
  • [28] Selective Harmonic Elimination for Modular 5-Level MLC2 Topology Based 7-Level Inverter By Using Genetic Algorithms
    de Almeida, J. A., Jr.
    Bellar, M. D.
    Monteiro, L. F. C.
    do Amaral, J. F. M.
    Rodriguez, P.
    PROCEEDINGS OF THE IECON 2016 - 42ND ANNUAL CONFERENCE OF THE IEEE INDUSTRIAL ELECTRONICS SOCIETY, 2016, : 3594 - 3599
  • [29] Selective harmonic Elimination using Dwarf mongoose optimization in Single-Phase Seven-Level switched capacitor inverter with reduced components
    Singh, Ankit
    Jately, Vibhu
    Kala, Peeyush
    Singhal, Rahul
    Yang, Yongheng
    AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2025, 195
  • [30] Optimization-based open-loop selective harmonic elimination pulse width modulation for multilevel inverter flying capacitor voltage balance considering load power factor variation
    Armi, Faouzi
    Manai, Lazhar
    Besbes, Mongi
    PROCEEDINGS OF THE INSTITUTION OF MECHANICAL ENGINEERS PART I-JOURNAL OF SYSTEMS AND CONTROL ENGINEERING, 2023, 237 (04) : 728 - 741