A new low cost cascaded transformer multilevel inverter topology using minimum number of components with modified selective harmonic elimination modulation

被引:27
|
作者
Khounjahan, H. [1 ]
Banaei, M. R. [2 ]
Farakhor, Amir [2 ]
机构
[1] Azarbayjan Reg Elect Co, Tabriz, Iran
[2] Azarbaijan Shahid Madani Univ, Fac Engn, Dept Elect Engn, Tabriz, Iran
关键词
Cascaded transformers multilevel inverter; Reduced number of switching devices; Selective harmonic elimination;
D O I
10.1016/j.asej.2014.08.005
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
In this paper, a novel cascaded transformer multilevel inverter is proposed. The number of the switching devices is reduced in the proposed topology. This topology comprises of a DC source, several single phase low-frequency transformers, two main power switches and some bidirectional switching devices. In this topology, only one bidirectional switch is employed for each transformer. However, in conventional cascaded transformer multilevel inverter, four switching devices are required for each transformer. Therefore, more output voltage levels can be obtained using fewer switching components. Reduction in the number of switching devices which also means reduction in the number of gate drivers results in smaller size and low implementation cost. Switching power losses are also reduced in this topology. Selective harmonic elimination (SHE) technique is applied to the proposed inverter to obtain a high quality output voltage. Simulation and experimental results are also provided to verify the feasibility of the proposed converter. (C) 2014 Production and hosting by Elsevier B.V. on behalf of Ain Shams University.
引用
收藏
页码:67 / 73
页数:7
相关论文
共 30 条
  • [1] Selective Harmonic Elimination of Cascaded Multilevel Inverter using BAT algorithm
    Ganesan, K.
    Barathi, K.
    Chandrasekar, P.
    Balaji, D.
    SMART GRID TECHNOLOGIES (ICSGT- 2015), 2015, 21 : 651 - 657
  • [2] DESIGN AND IMPLEMENTATION OF GA BASED SELECTIVE HARMONIC ELIMINATION IN MODIFIED CASCADED MULTILEVEL INVERTER
    Dhayanandh, S.
    Manoharan, S.
    ADVANCEMENTS IN AUTOMATION AND CONTROL TECHNOLOGIES, 2014, 573 : 3 - +
  • [3] A new strategy in selective harmonic elimination for a photovoltaic multilevel inverter
    Mohammadalizadeh, Soroush
    Ghayeni, Mohsen
    2016 4TH IRANIAN CONFERENCE ON RENEWABLE ENERGY & DISTRIBUTED GENERATION (ICREDG), 2016, : 50 - 55
  • [4] Selective Harmonic Elimination in a Cascaded Multilevel Inverter of Distributed Power Generators Using Water Cycle Algorithm
    Khizer, Muhammad
    Shami, Umar T.
    Zia, Muhammad Fahad
    Amirat, Yassine
    Benbouzid, Mohamed
    MACHINES, 2022, 10 (05) : 399
  • [5] Selective Harmonic Elimination Using Genetic Algorithm for Multilevel Inverter with Reduced Number of Power Switches
    Karaca, Hulusi
    Bektas, Enes
    ENGINEERING LETTERS, 2016, 24 (02) : 138 - 143
  • [6] GA Based Selective Harmonic Elimination for Multilevel Inverter with Reduced Number of Switches
    Karaca, Hulusi
    Bektas, Enes
    WORLD CONGRESS ON ENGINEERING AND COMPUTER SCIENCE, WCECS 2015, VOL I, 2015, : 204 - 209
  • [7] Selective Harmonic Elimination in Asymmetric Cascaded Multilevel Inverters Using a New Low-frequency Strategy for Photovoltaic Applications
    Bakhshizadeh, Mohammad Kazem
    Iman-Eini, Hossein
    Blaabjerg, Frede
    ELECTRIC POWER COMPONENTS AND SYSTEMS, 2015, 43 (8-10) : 964 - 969
  • [8] Real-Time Adaptive Selective Harmonic Elimination for Cascaded Full-Bridge Multilevel Inverter
    Vivert, Miguel
    Diez, Rafael
    Cousineau, Marc
    Bernal Cobaleda, Diego
    Patino, Diego
    Ladoux, Philippe
    ENERGIES, 2022, 15 (09)
  • [9] Single-phase hybrid multilevel inverter topology with low switching frequency modulation techniques for lower order harmonic elimination
    Siddique, Marif Daula
    Bhaskar, Mahajan Sagar
    Rawa, Muhyaddin
    Mekhilef, Saad
    Memon, Mudasir Ahmed
    Padmanaban, Sanjeevikumar
    Almakhles, Dhafer J.
    Subramaniam, Umashankar
    IET POWER ELECTRONICS, 2020, 13 (17) : 4117 - 4127
  • [10] GA Based Selective Harmonic Elimination for Multilevel Inverter with Reduced Number of Switches: An Experimental Study
    Bektas, Enes
    Karaca, Hulusi
    ELEKTRONIKA IR ELEKTROTECHNIKA, 2019, 25 (03) : 10 - 17